Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 FPGA
      Stratix II
      Stratix
      Stratix II GX
      Stratix GX
      Cyclone II
      Cyclone
      APEX II
      APEX 20K
      Mercury
      FLEX 10K
      ACEX 1K
      FLEX 6000
      Excalibur 器件
      封装
  
 结构化ASIC
      HardCopy
  
 CPLD
      MAX II
      MAX 3000A
      MAX 7000
  
 配置
      配置器件
  
 成熟
      成熟器件
  
 设计软件
   Quartus II
      SOPC Builder
      MAX+PLUS II
  
 IP/嵌入式处理器
   IP Megafunction
      Nios II 处理器
      Nios 处理器
  
 按最终市场
   最终市场
  
 按技术
   技术
  
 按类型
      应用简介
      应用文档
      会议文献
      数据手册
      器件管脚列表
      勘误表
      功能说明
      手册
      技术摘要
      用户指南
      白皮书
  
 一般文档资料
      年度报告
      小册子
      用户通告
      Altera术语集
      News & Views 新闻通讯
      订购信息
      宣传推广
      可靠性报告
      美国证管会文档
      选型指南
      Sparkle Sheet
  
 订阅电邮新闻/电子通讯
      立即订阅
      管理您的订单
      查看电子通讯存档
  
 RSS/XML News Feeds
      立即订阅
  

Introducing HardCopy II Structured ASICs

Introducing HardCopy II Structured ASICs





Building on the success of two previous generations of HardCopy® solutions, Altera introduces 90-nm HardCopy II devices, the lowest-risk structured ASICs available. Seamless migration makes HardCopy II devices drop-in replacements for Stratix® II FPGA prototypes, reducing development time and the risk of redesign.

Architecture

HardCopy II structured ASICs are built on a fine-grained architecture of HCells. The Stratix II FPGA prototype design is mapped to the HardCopy II architecture using a library of HCell macros. Each pre-defined, fully verified macro corresponds to a unique Stratix II ALM configuration. This mapping process requires no re-synthesis and is accomplished automatically in Altera's Quartus® II software.


With HardCopy II devices you can:

  • Get the fastest time-to-market with the lowest risk
  • Reduce development effort and cost with a seamless migration from FPGA prototypes
  • Achieve over 350-MHz performance and more than 50% power reduction as compared to the FPGA prototype
  • Design with Quartus II software and your existing EDA tools

Get ASIC Gain Without the Pain

  • Get Details on HardCopy II Structured ASICs
  • Watch the HardCopy Flash Demo
  • Register for the HardCopy II Net Seminar  

  •   请填写反馈意见