Altera提供FPGA, CPLD和ASIC解决方案
  • 下载
  • 文档资料
  • 产品
    • 器件
    • 设计软件
    • IP
    • 开发套件/电缆
    • 设计和支持服务
    • 资料
  • 最终市场
    • 汽车
    • 广播
    • 计算机和存储
    • 消费类
    • 工业
    • 医疗
    • 军事和航空航天
    • 测试和测量
    • 无线通信
    • 有线通信
  • 技术中心
    • DSP
    • 外部存储器
    • 嵌入式处理
    • 收发器
    • 并行I/O
    • 信号完整性
    • 系统集成
  • 教育与活动
    • 培训中心
    • 大学计划
    • 网络研讨会和视频
    • 演示
    • 活动日程
  • 支持
    • 设计和支持资源指南
    • 知识数据库
    • 器件
    • 软件
    • IP
    • 开发套件和电缆
    • 设计范例
    • 参考设计
    • 下载
    • 用户社区和论坛
    • mySupport
  • 公司介绍
    • 关于我们
    • 客户成功案例
    • 合作伙伴
    • 新闻中心
    • 投资者关系
    • 保护环境
    • 职位招聘
    • 联系我们
  • 在线购买
    • 器件
    • 设计软件
    • 开发和教育套件
    • 电缆和可编程硬件
    • IP
  • 全部页面
  • 产品型号
  • 知识数据库
  • 支持&技术资料
  • 论坛 & Wiki

Frequently Asked Questions About Altera's DE2 Development and Education Board

主页 > 教育与活动 > 大学计划 > Frequently Asked Questions About Altera's DE2 Development and Education Board

General

  • Are there VHDL versions of the source code for the demonstration projects?
  • What other support resources are available?
  • Where can I find the Verilog source code for the Control Panel?

Using the DE2 Board

  • If the 27-MHz clock is not appearing on its pin, what needs to be configured?
  • Should I implement support for a mouse with the PS/2 protocol or the USB protocol?

Nios II Processor and SOPC Builder

  • Where can I find the board description file for the DE2 board to use with SOPC Builder?
  • How do I create a Nios II system that runs on the DE2 board?
  • I want to use a peripheral in my system—where can I get a SOPC Builder component for it?


General

Are there VHDL versions of the source code for the demonstration projects?

No.

What other support resources are available?

There are many additional support resources available. Two of the most relevant resources for the DE2 board are:

  • Altera's University Program discussion forum
  • University Program Support section of the Altera® website

Where can I find the Verilog source code for the Control Panel?

The Verilog source code for the Control Panel was erroneously not included on earlier versions of the DE2 CD. Starting with version 1.3, the source code is included. You can download the latest version of the DE2 CD from the DE2 information page.

The source code folder is located at DE2_demonstrations\DE2_USB_API\HW.

Using the DE2 Board

If the 27-MHz clock is not appearing on its pin, what needs to be configured?

The 27-MHz clock is fed to the FPGA from the TV decoder chip. The chip has an active-low reset signal that inhibits the clock when it is asserted to a low-logic level. To get the 27-MHz clock to appear on the input pin, the TV decoder chip's reset signal (TD_RESET, PIN_C4 on the FPGA) must be asserted to a high-logic level.

Should I implement support for a mouse with the PS/2 protocol or the USB protocol?

Both the PS/2 and USB protocols can be used to interact with a mouse device. The choice of implementation is up to the designer, and there are advantages and disadvantages to both. The PS/2 protocol is by far the simpler of the two protocols; it can be implemented in much less time and with less hardware resources. The USB protocol is more complex and requires a hardware component and a software driver.

The DE2_NIOS_HOST_MOUSE_VGA demonstration project implements a USB host controller that interfaces to a mouse device. The DE2_NIOS_DEVICE_LED demonstration project implements a USB device controller that connects the DE2 board to a computer via USB. These demonstration projects can serve as a reference or starting point for your own designs.

Nios II Processor and SOPC Builder

Where can I find the board description file for the DE2 board to use with SOPC Builder?

Currently, there is not a board description file available for the DE2 board. Please refer to the question below to find out how you can still easily build a Nios®  II embedded processor system that will work on the DE2 board.

How do I create a Nios II system that runs on the DE2 board?

A Nios II system that can be used with the DE2 board can be built out of individual SOPC Builder components.

The most rudimentary system consists of:

  • Nios II CPU
  • SDRAM Controller
    Change the default data width to match the DE2 SDRAM's data width (16-bits). All other values can be left at defaults.
  • JTAG UART
    This is not strictly necessary, but it can serve as an interactive peripheral (in this case, as a console terminal).
  • System ID Peripheral
    This is also not strictly necessary, but it is a good practice to insert this component into every system to make sure that the software is running on the correct version of the hardware.

Add those components to your system in SOPC Builder and then generate the system. In your Quartus® II development software project, create a top-level module that instantiates the SOPC Builder system and make the appropriate pin assignments. Compiling the project in Quartus II will generate the hardware for the Nios II system and you can use the Nios II Integrated Development Environment (IDE) to write and test the software.

I want to use a peripheral in my system—where can I get a SOPC Builder component for it?

Some of the peripherals on the DE2 board will work with standard components:

Table 1. Peripherals and Their SOPC Components
Peripheral

SOPC Component

Buttons

Parallel I/O (PIO)

Switches

Parallel I/O (PIO)

LEDs

Parallel I/O (PIO)

SDRAM

SDRAM controller

Expansion Headers

Parallel I/O (PIO)

Serial Port

UART

For the other peripherals, there are no standard components. However, all the peripherals have been used in Nios II projects as a part of at least one of the demonstration projects by using custom SOPC components. Also, you can code your own SOPC component; datasheets for all but the simplest peripherals are provided on the CD-ROM.

给本页评分


  • 大学计划在中国
    • 简介
    • 联合实验室及培训中心
    • 年度活动
      • 大学会议
      • 亚洲创新设计大赛
      • 电子设计文章竞赛
  • 支持
    • 概要
    • 常见问题
    • 设计范例
  • 大学计划成员
    • 申请表
  • 教学材料
    • 概要
    • 教学指南与实验练习
    • 开发板和教育板
    • 设计软件
      • Quartus II
      • Nios II
      • IP核
    • 课本
  • 研究合作伙伴
    • 概要
    • QUIP
    请填写反馈意见
    产品 | 最终市场 | 技术中心 | 教育与活动 | 支持 | 公司介绍 | 在线购买
    联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明
    Copyright © 1995-2010 Altera International Limited. 版权所有
    Altera Forum
    Altera
    论坛
    RSS
    RSS
    Flickr
    Flickr
    Email Updates
    电邮新闻