Altera提供FPGA, CPLD和ASIC解决方案
  • 下载
  • 文档资料
  • 产品
    • 器件
    • 设计软件
    • IP
    • 开发套件/电缆
    • 设计和支持服务
    • 资料
  • 最终市场
    • 汽车
    • 广播
    • 计算机和存储
    • 消费类
    • 工业
    • 医疗
    • 军事和航空航天
    • 测试和测量
    • 无线通信
    • 有线通信
  • 技术中心
    • DSP
    • 外部存储器
    • 嵌入式处理
    • 收发器
    • 并行I/O
    • 信号完整性
    • 系统集成
  • 教育与活动
    • 培训中心
    • 大学计划
    • 网络研讨会和视频
    • 演示
    • 活动日程
  • 支持
    • 设计和支持资源指南
    • 知识数据库
    • 器件
    • 软件
    • IP
    • 开发套件和电缆
    • 设计范例
    • 参考设计
    • 下载
    • 用户社区和论坛
    • mySupport
  • 公司介绍
    • 关于我们
    • 客户成功案例
    • 合作伙伴
    • 新闻中心
    • 投资者关系
    • 保护环境
    • 职位招聘
    • 联系我们
  • 在线购买
    • 器件
    • 设计软件
    • 开发和教育套件
    • 电缆和可编程硬件
    • IP
  • 全部页面
  • 产品型号
  • 知识数据库
  • 支持&技术资料
  • 论坛 & Wiki

ITAR Program at Altera

主页 > 最终市场 > 军事和航空航天 > ITAR Program at Altera

Next Steps

  • Get Reference Designs
  • View Webcast
  • Read Success Stories
  • Get Military Temp Devices
  • Use FPGAs in SDR

Support

  • View Knowledge Database
  • Use Troubleshooter
  • Join the Altera Forum
  • Join the Nios Forum

Documentation

  • Get White Papers

Altera's enhanced commercial off-the-shelf (COTS) initiative reduces risk and increases system reliability for military contractors. Altera’s International Traffic in Arms Regulation (ITAR) design and manufacturing flow for HardCopy® ASICs is one more example of how our enhanced COTS program helps companies meet their commitments.

Altera® HardCopy ASICs provide a unique value proposition for our U.S military contractor customers to implement designs into an ASIC using an ITAR flow. Such applications may require single-event upset (SEU) immunity, lowest power, and single-chip-live-at-power-up requirements including avionics, missiles, modems, sensors, radios, and unmanned vehicles.  Altera offers the following:

  • The only high-performance HardCopy ASIC with an ITAR-compliant manufacturing flow 
  • An ITAR design flow that is transparent to the user
  • The security of a tamper-proof ASIC design
  • The low cost and low power of an ASIC with the ease of FPGA design
  • Flexible Nios® II soft processor for embedded applications

Altera ITAR Compliance

Altera complies with all applicable U.S. export control laws and regulations, including the Arms Export Control Act, which includes ITAR. 

ITAR, administered by the U.S. Department of State, regulates the export and import of U.S. military defense related equipment, services, and information. The purpose of U.S. ITAR regulations is to ensure that foreign countries, or foreign nationals working for U.S. companies in the U.S., do not have access to any of the designs generated by military customers. 

We maintain ITAR compliance and have an approved manufacturing license agreement (MLA) from the U.S. Department of State. Our well-documented ITAR process includes:

  • Export Management System
  • Technology Control Plan
  • HardCopy ASIC design flow that includes the following: 
    • Secure on-shore design center
    • Secure server to protect design files
    • Encrypted communication
  • Our MLA covers Altera and our off-shore subcontractors TSMC and Amkor
  • Full participation in D-Trade (Defense Trade Electronic Licensing System), the official link required by the U.S. Department of State to submit export licenses

HardCopy ASIC ITAR Design Flow

With HardCopy ASICs, engineering teams design with Altera’s Quartus® II software, and prototype and verify their designs with Stratix® series FPGAs. When the team completes testing, they archive their design and then encrypt it. Customers send their encrypted design to Altera’s secure ITAR Design Center server, where only U.S personnel review the FPGA design and map it into a HardCopy ASIC. 

We maintain security throughout the design migration and review process. 

  • All work at Altera remains within the on-shore U.S. ITAR Design Center 
  • Only U.S. personnel can access the design
  • Altera retains the design only on our secure ITAR server
  • The ITAR Design Center completes the design migration to a HardCopy ASIC and sends an encrypted report back to the customer’s engineering team for review before wafer fabrication and prototype

Once the customer approves the prototypes, Altera produces the HardCopy devices.

Figure 1. Altera ITAR Manufacturing Flow

Figure 2. Altera ITAR Manufacturing Flow

Neither of our sub-contractors, TSMC for wafer fabrication and Amkor for packaging and final test, knows who the customer is, knows the application of the design, nor knows that it is targeted for an ITAR application.

 We are available to discuss our ITAR process, and applicable documentation, with current and prospective customers.

Related Links

  • Altera's ITAR Program
  • Altera's Enhanced COTS Initiative Overview
  • HardCopy IV ASICs
  • Stratix IV FPGAs
  • Quartus II software
  • Development kits
给本页评分


  • 军事和航空航天最终市场
    • 简介
    • 安全通信
    • 雷达和声纳
    • 电子战
    • COTS计算机
    • 导航和控制
    • ITAR
    • SWaP
    • 资源
    请填写反馈意见
    产品 | 最终市场 | 技术中心 | 教育与活动 | 支持 | 公司介绍 | 在线购买
    联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明
    Copyright © 1995-2010 Altera International Limited. 版权所有
    Altera Forum
    Altera
    论坛
    RSS
    RSS
    Flickr
    Flickr
    Email Updates
    电邮新闻