Communication test and monitoring equipment consists of various products in the wireline, wireless, optical, and telecommunication market segments. These products include network/protocol analyzers, spectrum analyzers, bit-error rate testers (BERT), voice over Internet protocol (VoIP) testers, SONET/SDH testers, and more.
Designing communication test products presents a two-fold challenge:
- The need to support a variety of standards such as PCI Express and 10 GigE well ahead of equipment manufacturers
- The constant pressure to upgrade products that support emerging standards, new features, and new functionality
As a result, designers need programmable solutions that provide the flexibility to upgrade and prolong the life of the tester equipment. Programmability is both a business and design requirement. The programmability of FPGAs makes them an ideal solution for communication tester equipment.
Figure 1 illustrates the use of Altera® FPGAs and intellectual property (IP) functions in a multiport network/protocol analyzer. There are three key functional blocks in a typical tester line card – generator, framer/MAC, and analyzer. The generator generates the test pattern, which is sent to the framer for framing and then over to the device under test (DUT). Once the data comes back from the DUT, the framer sends the data to the analyzer for bit-error rate testing, histogram, and other various test procedures.
Figure 1. Multiport Network/Protocol Analyzer
Key System Architecture Variables
- Number of ports per line card
- Power (Total power dissipation per board: maximum 50 - 60 Watts )
- Multiple ports with varying network protocols (Ethernet, GigE, Optical, etc.)
- Software/hardware partitioning (Layers 1 - 7)
Altera Solutions
The feature-rich architecture of the Stratix®, Stratix II, Stratix GX, Stratix II GX, Cyclone™, and Cyclone II FPGA families provides an excellent solution for communication tester equipment production needs. These programmable device families give system designers flexibility, performance, integration, and design resources that are not available in any other device solution. These devices along with Altera’s extensive portfolio of IP cores give designers industry-leading development solutions for the next generation of communication tester equipment.
The Stratix device family uses a high-performance architecture that accelerates block-based designs for maximum system performance. Stratix devices include up to 200K equivalent logic elements (LEs), up to 10-Mbits of embedded TriMatrix™ memory, digital signal processing (DSP) blocks with up to 384 18x18 high-performance multipliers and flexible I/O for most popular interface standards.
The Stratix GX and Stratix II GX device families include up to 20 full-duplex transceiver channels supporting up to 6.5 Gbps with the accuracy required for multiple serial protocols such as PCI Express 1.1 and 2.0 versions. The inclusion of the transceivers provides a solution that is both cost- and board-space-efficient for communication tester products. Built on the Stratix architecture, the Stratix GX and Stratix II GX devices include the TriMatrix memory and LE resources needed for input and output data processing functions, such as framing, bit-error rate testing, and clock signal synchronization.
The low-cost Cyclone device is a precise fit for applications that need a lower price per port. A Cyclone device can be used with Altera IP cores, such as the 10/100 Ethernet MAC controller core, to reduce design time. The Nios® embedded processor can be used to perform some of the control functions within the system. The integration of various discrete devices into a single Cyclone device decreases the number of components on board and also reduces design cost and time. Cyclone devices have a highly efficient device architecture and meet the performance and price requirements of cost-sensitive communication test products. The low-cost Cyclone devices used in combination with Altera IP cores can lead to shortened development cycles for a faster time-to-market and significant cost savings.
Altera offers a variety of IP cores that can be utilized in tester equipment. High-speed chip-to-chip interfaces such as SFI, SPI3, SPI4.x, SGMII, and XAUI, and memory interfaces such as DDR2 and RLDRAM II can be downloaded from Altera's IP Megastore™ website.
Related Links
| Table 1. Intellectual Property, Development Kits & Reference Designs | |
| Digital Signal Processing | Embedded Processors |
|---|---|
| Interfaces & Peripherals | Communications |
