

Introduction

This chapter provides in-depth information about software development for the Altera® Nios® II processor. It complements the *Nios II Software Developer's Handbook* by providing the following additional information:

- **Recommended design practices**—Best practice information for Nios II software design, development, and deployment.
- **Implementation information**—Additional in-depth information about the implementation of APIs and source code for each topic, if available.
- **Pointers to topics**—Informative background and resource information for each topic, if available.

Before reading this document, you should be familiar with the process of creating a board-support package (BSP) project and an application project using the Nios II software development flow. The new Nios II software development flow, first supported by the Nios II Embedded Design Suite (EDS) v7.1, is very different from the older Nios II Integrated Development Environment (IDE) software development flow. The following resources provide training on the new Nios II software development flow, called the Nios II software build tools flow:

- Online training demonstrations located at www.altera.com/education/training/curriculum/embedded_sw/trn-embedded_sw.html:
 - Developing Software for the Nios II Processor: Tools Overview
 - Developing Software for the Nios II Processor: Design Flow
 - Developing Software for the Nios II Processor: Software Build Flow (Part 1)
 - Developing Software for the Nios II Processor: Software Build Flow (Part 2)
- Documentation located at www.altera.com/literature/lit-nio2.jsp, especially the *Introduction to the Nios II Software Build Tools* chapter of the *Nios II Software Developer's Handbook*
- Example designs provided with the Nios II EDS. The online training demonstrations describe these software design examples, which you can use as-is or as the basis for your own more complex designs.

This chapter is structured according to the Nios II software development process. Each section describes Altera's recommended design practices to accomplish a specific task.

This chapter contains the following sections:

- "Software Development Cycle"
- "Software Project Mechanics" on page 2–5
- "Developing With the Hardware Application Layer" on page 2–16
- "Optimizing the Application" on page 2–34

- “Linking Applications” on page 2–40
- “Application Boot Loading and Programming System Memory” on page 2–42

Software Development Cycle

The Nios II EDS includes a complete set of C/C++ software development tools for the Nios II processor. In addition, a set of third-party embedded software tools is provided with the Nios II EDS. This set includes the MicroC/OS-II real-time operating system and the NicheStack TCP/IP networking stack. This chapter focuses on the use of the Altera-created tools for Nios II software generation. It also includes some discussion of third-party tools.

The Nios II EDS is a collection of software generation, management, and deployment tools for the Nios II processor. The toolchain includes tools that perform low-level tasks and tools that perform higher-level tasks using the lower-level tools.

This section contains the following subsections:

- “Altera System on a Programmable Chip (SOPC) Solutions”
- “Nios II Software Development Process” on page 2–3

Altera System on a Programmable Chip (SOPC) Solutions

To understand the Nios II software development process, you must understand the definition of an SOPC Builder system. SOPC Builder is a system development tool for creating systems including processors, peripherals, and memories. The tool enables you to define and generate a complete SOPC very efficiently. SOPC Builder does not require that your system contain a Nios II processor, although it provides complete support for integrating Nios II processors into your system.

An SOPC Builder system is similar in many ways to a conventional embedded system; however, the two kinds of system are not identical. An in-depth understanding of the differences increases your efficiency when designing your SOPC Builder system.

In Altera SOPC Builder solutions, the hardware design is implemented in an FPGA device. An FPGA device, in contrast to a normal ASIC device, is volatile—contents are lost when the power is turned off—and reprogrammable. When an FPGA is programmed, the logic cells inside it are configured and connected to create an SOPC system, which can contain Nios II processors, memories, peripherals, and other structures. The system components are connected with Avalon® interfaces. After the FPGA is programmed to implement a Nios II processor, you can download, run, and debug your system software on the system.

Understanding the following basic characteristics of FPGAs and Nios II processors is critical for developing your Nios II software application efficiently:

- FPGA devices and SOPC Builder—basic properties:
 - **Volatility**—The FPGA is functional only after it is configured, and it can be reconfigured at any time.
 - **Design**—Most Altera SOPC systems are designed using SOPC Builder and the Quartus® II software, and may include multiple peripherals and processors.
 - **Configuration**—FPGA configuration can be performed through a programming cable, such as the USB-Blaster™ cable, which is also used for Nios II software debugging operations.
 - **Peripherals**—Peripherals are created from FPGA resources and can appear anywhere in the Avalon memory space. Most of these peripherals are internally parameterizeable.
- Nios II processor—basic properties:
 - **Volatility**—The Nios II processor is volatile and is only present after the FPGA is configured. It must be implemented in the FPGA as a system component, and, like the other system components, it does not exist in the FPGA unless it is implemented explicitly.
 - **Parametrization**—Many properties of the Nios II processor are parameterizeable in SOPC Builder, including core type, cache memory support, and custom instructions, among others.
 - **Processor Memory**—The Nios II processor must boot from and run code loaded in an internal or external memory device.
 - **Debug support**—To enable software debug support, you must configure the Nios II processor with a debug core. Debug communication is performed through a programming cable, such as the USB-Blaster cable.
 - **Reset vector**—The reset vector address can be configured to any memory location.
 - **Exception vector**—The exception vector address can be configured to any memory location.

Nios II Software Development Process

This section provides an overview of the Nios II software development process and introduces terminology. The rest of the chapter elaborates the description in this section.

The Nios II software generation process includes the following stages and main hardware configuration tools:

1. Hardware configuration
 - SOPC Builder
 - Quartus II software

2. Software project management
 - BSP configuration
 - Application project configuration
 - Editing and building the software project
 - Running, debugging, and communicating with the target
 - Ensuring hardware and software coherency
 - Project management
3. Software project development
 - Developing with the Hardware Abstraction Layer (HAL)
 - Programming the Nios II processor to access memory
 - Writing exception handlers
 - Optimizing the application for performance and size
4. Application deployment
 - Linking (run-time memory)
 - Boot loading the system application
 - Programming flash memory

In this list of stages and tools, the subtopics under the topics Software project management, Software project development, and Application deployment correspond closely to sections in the chapter.

You create the hardware for the system using the Quartus II and SOPC Builder software. The main output produced by generating the hardware for the system is the SRAM Object File (**.sof**), which is the hardware image of the system, and the SOPC Builder system file (**.sopc**), which is the specification file that describes the hardware components and connections.


The software generation tools use the **.sopc** file to create a BSP project. The BSP project is a collection of C source, header and initialization files, and a makefile for building a custom library for the hardware in the system. This custom library is the BSP library file (**.a**). The BSP library file is compiled with your application project to create an executable binary file for your system, called an application image. The combination of the BSP project and your application project is called the software project.

The application project is your application C source and header files and a makefile that you can generate by running Altera-provided tools. You can edit these files and compile them with the BSP library file using the makefile. Your application sources can reference all resources provided by the BSP library file. The BSP library file contains services provided by the hardware abstraction layer (HAL), which your application sources can reference. After you build your application image, you can download it to the target system, and communicate with it through a terminal application. You can also import the generated project file to the Nios II IDE framework, which provides you with editing, compilation, and debugging support.



In the Nios II IDE design flow, the BSP library file is called a system library.

The software project is flexible: you can regenerate it if the system hardware changes, or modify it to add or remove functionality, or tune it for your particular system. Changes to the hardware require that you create a new BSP library file with updated header files. You can also modify the BSP library file to include additional Altera-supplied components, such as the read-only file system (ZIPFS) or TCP/IP networking stack (the NicheStack TCP/IP Stack). Both the BSP library file and the application project can be configured to build with different parameters, such as compiler optimizations and linker settings.

 The key file required to generate the application software is the SOPC database file, the `.sopc` file. This file describes the target system hardware configuration.

Software Project Mechanics

This section describes the Nios II software build tools flow, which is the recommended design flow for hardware designs that contain a Nios II processor. It describes how to configure BSP and application projects, and the process of developing a software project that contains a Nios II processor, including ensuring coherency between the software and hardware designs.


This section contains the following subsections:

- “Software Tools Background”
- “Development Flow Guidelines” on page 2-6
- “Nios II Software Build Tools Flow” on page 2-6
- “Configuring BSP and Application Projects” on page 2-7
- “Software Project Development Mechanics” on page 2-10
- “Ensuring Software Project Coherency” on page 2-12

Software Tools Background

The Nios II EDS provides a sophisticated set of software project generation tools to build your application image. In version 7.2 of the Nios II EDS, two separate software-development methodologies are available for project creation—the Nios II IDE flow and the Nios II software build tools flow.

Of the two software-generation flows available to you, the Nios II IDE software-development flow predates the other. The Nios II IDE software-development flow was initially released with version 1.0 of the Nios II processor. Its goal was to provide users with a GUI environment for configuring, building, and debugging software projects. The Nios II software build tools flow was initially released in version 7.1 of the Nios II EDS. It was designed to provide users with a command-line and script-driven, easily controllable development environment for creating, managing, and configuring software applications. The Nios II IDE is still available for editing, building, and debugging software applications.

 Altera recommends that you use the Nios II software build tools flow for generating new software projects. The Nios II software build tools are the basis for Altera’s future development.

 For information about migrating existing Nios II IDE projects to the Nios II software build tools flow, refer to the "Porting Nios II IDE Projects" section of the *Using the Software Build Tools* chapter of the *Nios II Software Developer's Handbook*.

Development Flow Guidelines

The Nios II software build tools flow provides many services and functions for your use. Until you become familiar with these services and functions, Altera recommends that you adhere to the following guidelines to simplify your development effort:

- **Begin with a known hardware design**—The Nios II EDS includes a set of known working designs, called hardware example designs, which are excellent starting points for your own design.
- **Begin with a known software example design**—The Nios II EDS includes a set of preconfigured application and BSP projects for you to use as the starting point of your own application. Use one of these designs and parameterize it to suit your application goals.
- **Follow pointers to documentation**—Many of the application and BSP project files include inline comments that provide additional information.
- **Make incremental changes**—Regardless of your end-application goals, develop your software application by making incremental, testable changes, to compartmentalize your software development process. Altera recommends that you use a version control system to maintain distinct versions of your source files as you develop your project.

The following section describes how to implement these guidelines.


Nios II Software Build Tools Flow

The Nios II software build tools are a collection of command-line utilities and scripts. These tools allow you to build a BSP project and an application project into an application image. The BSP project is a parameterizable library, customized for the hardware capabilities and peripherals in your system. When you create a BSP library file from the BSP project, you create it with a specific set of parameter values. The application project consists of your application source files and the application makefile. The source files can reference services provided by the BSP library file.

The BSP and application projects are built using the following command-line tools:


- **nios2-bsp**—This script creates a makefile that builds a BSP library file from the BSP project.
- **nios2-app-generate-makefile**—This utility creates a makefile that builds an application image from the application project and the BSP library file.

Both of these commands allow parameterization of their respective projects through the use of Tcl commands and settings.

 For the full list of generators, utilities, and scripts in the Nios II software build tools flow, refer to the "Generators, Utilities, and Scripts" section of the *Using the Nios II Software Build Tools* chapter of the *Nios II Software Developer's Handbook*.


Configuring BSP and Application Projects

This section describes some methods for configuring the BSP and application projects that comprise your software application, while encouraging you to begin your software development with a software example design.

 For information about using version control, copying, moving and renaming a BSP project, and transferring a BSP project to another person, refer to the "Common BSP Tasks" section of the *Using the Nios II Software Build Tools* chapter of the *Nios II Software Developer's Handbook*.

Software Example Designs


While you are still becoming acquainted with the Nios II software build flow, the easiest way to begin developing software for the Nios II processor is to use one of the pre-existing software example designs that are provided with the Nios II EDS. The software example designs are preconfigured software applications that you can use as the basis for your own software development. They are shell scripts that use the `nios2-bsp` and `nios2-app-generate-makefile` commands with different parameters.

 For more information about the software example designs provided in the Nios II EDS, refer to the "Using Nios II Example Design Scripts" section of the *Using the Nios II Software Build Tools* chapter of the *Nios II Software Developer's Handbook*.

To use a software example design, perform the following steps:

1. Set up a working directory that contains your system hardware, including the system `.sopc` file.
2. In your Quartus II installation, in the hardware project directory of your Altera Nios development board type—for example, `C:\altera\72\nios2eds\examples\verilog\niosII_cycloneII_2c35`—in `software_examples`, select an example you are interested in using.
3. Copy the entire `software_examples` directory to your working directory.
4. In the Nios II command shell, change to your chosen example directory in the new working subdirectory.
5. Type the following command at the command prompt:
`./create-this-app` ↵

You have generated the software application image of both the application and BSP projects for your system hardware.

 You must ensure that your system hardware satisfies the requirements for the software example design. If you use a standard Altera development kit, the supplied software example designs are guaranteed to work with the particular hardware configuration for that board.

Configuring the BSP Project

The BSP project is a configurable library. You can configure your BSP project to incorporate your optimization preferences—size, speed, or other features—in the custom library you create. This custom library is the BSP project file (`.a`) that is used by the application project.

Creating the BSP project populates the target directory with the BSP library file source and build file scripts. Some of these files are copied from other directories and are not overwritten when you recreate the BSP project. Others are generated when you create the BSP project. Altera recommends that you not edit the generated files directly, because they can be overwritten by the BSP generation tools.

To configure a BSP project, Altera recommends that you create a Tcl configuration file and pass it to the `nios2-bsp` command using the `--script` option.

Selecting Core Services (HAL versus MicroC/OS-II RTOS)

You have a choice of two separate run-time environments that you can incorporate in your BSP library file. These two environments are the Nios II hardware abstraction layer (HAL) and the MicroC/OS-II real-time operating system (RTOS), which you specify as `ucosii`. The HAL environment is a lightweight, POSIX-like, single-threaded library, and is sufficient for many applications. The MicroC/OS-II RTOS enables multi-threaded processing and HAL-level services. To enable one of these two services, type the following command:

```
nios2-bsp <hal or ucosii> <bsp-dir> ←
```

MicroC/OS-II RTOS Configuration Tips

If you use the MicroC/OS-II RTOS (UCOSII) environment, be aware of the following properties of this environment:

- **UCOSII BSP settings**—The MicroC/OS-II RTOS component supports many configuration options. Some of these options are enabled by default, while others are enabled with BSP settings. A comprehensive list of options appears in the "Settings" section of the *Nios II Software Build Tools Reference* chapter of the *Nios II Software Developer's Handbook*.
- **UCOSII setting modification**—Setting or clearing the UCOSII options modifies the `system.h` file, which is used to compile the BSP library file.
- **UCOSII initialization**—The core MicroC/OS-II component is initialized during the execution of the C run-time initialization (`crt0`) code block. After the `crt0` code block runs, the MicroC/OS-II RTOS resources are available for your application to use. For more information, refer to "[crt0 Initialization](#)" on [page 2-18](#).
- **UCOSII configuration script**—Altera recommends that you create a configuration script to store your UCOSII configuration settings ([Example 2-1](#)).

Example 2-1. UCOSII Tcl Configuration Script Example (`ucosii_conf.tcl`)

```
#enable code for UCOSII timers
set_setting ucosii.os_tmr_en 1

#enable a maximum of 4 UCOSII timers
set_setting ucosii.timer.os_tmr_cfg_max 4

#enable code for UCOSII queues
set_setting ucosii.os_q_en 1
```

The UCOSII configuration script in [Example 2-1](#) enables the UCOSII timer and queue code, and defines a maximum of four timers for use. To run this script during BSP generation, type the following command line:

```
nios2-bsp UCOSII . ../system.sopc --script ucousii_conf.tcl ←
```

HAL Configuration Tips

If you use the HAL environment, be aware of the following properties of this environment:

- **HAL BSP settings**—A comprehensive list of HAL configuration options appears in the "Settings" section of the *Nios II Software Build Tools Reference* chapter of the *Nios II Software Developer's Handbook*.
- **HAL setting modification**—Setting or clearing the HAL options modifies the `system.h` file, which is used to compile the BSP library file.
- **HAL initialization**—The core HAL component is initialized during the execution of the C run-time initialization (`crt0`) code block. After the `crt0` code block runs, the HAL resources are available for your application to use. For more information, refer to "[crt0 Initialization](#)" on page 2-18.
- **HAL configuration script**—Altera recommends that you create a configuration script to store your HAL configuration settings ([Example 2-2](#)).


Example 2-2. HAL Tcl Configuration Script Example (hal_conf.tcl)

```
#set up stdio file handles to point to a UART
set default_stdio my_uart
set_setting hal.stdin $default_stdio
set_setting hal.stdout $default_stdio
set_setting hal.stderr $default_stdio
```

Adding Additional Components

Altera supplies several add-on software packages in the Nios II EDS. These add-on components are available for your application to use. The following components are provided:

- **Host File System**—Allows a Nios II system to access a file system that resides on the workstation. For more information, refer to "[HOSTFS: Workstation-Based File System](#)" on page 2-29.
- **Read-Only Zip File System**—Provides access to a simple file system stored in flash memory. For more information, refer to "[ZIPFS: Read-Only File System](#)" on page 2-29.
- **NicheStack TCP/IP Stack - Nios II Edition**—Enables support of the NicheStack TCP/IP networking stack component.

 For more information about the NicheStack TCP/IP networking stack, refer to the *Ethernet and the TCP/IP Networking Stack - Nios II Edition* chapter of the *Nios II Software Developer's Handbook*.

Configuring the Application Project

Configure the application project by specifying user source files and a valid BSP project, along with other command-line options.

Application Configuration Tips

Use the following tips to increase your efficiency in designing your application project:

- **Makefile modification**—For quick experimentation, edit the generated makefile. This method is faster than regenerating the entire application project.
- **Source file inclusion**—Several options are available for specifying the user source files in your application project. If all your source files are in the same directory, use the `--src-dir` command-line option.
- **Makefile variables**—Set makefile variables with the `--set <var> <value>` command-line option during configuration of the application project. Examine a generated application makefile to ensure you understand the current and default settings.
- **Creating top level generation script**—Simplify the parameterization of your application project by creating a top level shell script to control the configuration. The **create-this-app** scripts mentioned in “Software Example Designs” on page 2-7 are good models for your configuration script.

Linking User Libraries

You can also create and use your own user libraries in the Nios II software development flow, as follows:

1. Create the library using the **nios2-lib-generate-makefile** command. This command generates a **public.mk** file.
2. Configure the application project with the new library by running the **nios2-app-generate-makefile** command with the `--use-lib-dir` option. The value for the option specifies the path to the library's **public.mk** file.

Software Project Development Mechanics

This section describes the recommended ways to edit, build, download, run, and debug your software application, with and without the Nios II IDE.

The Role of the Nios II IDE


Although the Nios II software build tools flow is recommended for configuring your software application, the Nios II IDE is a good graphical tool for editing, debugging, and running the application on the target system. Before you can use the Nios II IDE for developing your software application, you must import the project, which includes both the application and BSP projects.



For more information, refer to the "Importing User-Managed Projects" section of the *Nios II Integrated Development Environment* chapter of the *Nios II Software Developer's Handbook*.

Editing the Project

In the Nios II IDE, you can edit the application source files, BSP project files, and user library files, all of which appear in the project navigator. However, any modifications to the BSP project files are overwritten when you regenerate the BSP project.

 Altera recommends that you not edit the BSP project files unless absolutely necessary, because of the project maintenance implications. Modifying the source code for the Altera-supplied BSP libraries, device drivers, or add-on components creates your own custom version of the Altera libraries. Before you edit the BSP project files, confirm that you cannot make your desired modifications with BSP settings or by modifying driver or package settings.

Building the Project

To build your application, use the makefiles created for the application and BSP projects. These makefiles use the Nios II GNU toolchain, which is provided with the Nios II EDS.


 Alternatively, you can use the TASKING VX toolset to build your application. This toolset is available for purchase from Altium Limited (www.altium.com).

Downloading and Running the Software


From the command line, download and run your application image by typing the following command:

```
nios2-download -g <myapp>.elf ←
```

This command line downloads the application image `.elf` file to the target device and runs the `.elf` file.

 Before you run your target application, ensure that your FPGA is configured with your target hardware image.

In the Nios II IDE environment, you must import the BSP and application projects and make a **Run** or **Debug** configuration for your project.

 For information about using the Nios II IDE to download and run the software application, refer to the *Nios II Integrated Development Environment* chapter of the *Nios II Software Developer's Handbook*.

Communicating with the Target

If you configured your application to use the `stdio` functions in a UART or JTAG UART interface, you can use the **nios2-terminal** application to communicate with your target subsystem. Unfortunately, the Nios II IDE and the **nios2-terminal** application handle input characters very differently.

On the command line, you must use the **nios2-terminal** application to communicate with your target. To start the application, type the following command:

```
nios2-terminal ←
```

When you use the **nios2-terminal** application, characters you type in the shell are transmitted, one by one, to the target.

The Nios II IDE automatically provides a console window in which you can communicate with your system. When you use the Nios II IDE to communicate with the target, characters you input are transmitted to the target line by line. Characters are visible to the target only after the Enter key is pressed on your keyboard.

Software Debugging

The Nios II IDE helps you to debug the application by providing breakpoint, source navigation, and memory viewing support. To use the Nios II IDE in debug mode, you must create and run a debug configuration, which downloads the `.elf` file and runs the debugger.

Alternatively, you can debug your application using the Tcl/Tk-based Insight GDB GUI, which installs with the Nios II EDS distribution, or using a third party debugger.



For more information about using the Nios II IDE to debug your application, refer to the *Debugging Nios II Designs* chapter of the *Embedded Design Handbook*.

Enabling the `hal.enable_runtime_stack_checking` setting when you configure your BSP project turns on stack checking. This setting causes subroutine calls to generate an exception if the stack collides with the heap or with statically allocated data in memory.



For more information about this and other BSP configuration settings, refer to the "Settings" section of the *Nios II Software Build Tools Reference* chapter of the *Nios II Software Developer's Handbook*.


Ensuring Software Project Coherency

In some engineering environments, maintaining coherency between the software and system hardware projects is difficult. For example, in a mixed team environment in which a hardware engineering team creates new versions of the hardware, independent of the software engineering team, the potential for using the incorrect version of the software on a particular version of the system hardware is high. Such an error may cause engineers to spend time debugging phantom issues. This section discusses several design and software architecture practices that can help you avoid this problem.

Recommended Development Practice

The safest software development practice for avoiding the software coherency problem is to follow a strict hardware and software project hierarchy, and to use scripts to generate your application and BSP projects.

One best practice is to structure your application hierarchy with parallel application project and BSP project folders, as in the Nios II installation **software_examples** directories. In [Figure 2-1](#), a top-level hardware project folder includes the Quartus II project file, the SOPC Builder-generated files, and the software project folder. The software project folder contains a subfolder for the application project and a subfolder for the BSP project. The application project folder contains a **create-this-app** script, and the BSP project folder contains a **create-this-bsp** script.

Figure 2-1. Recommended Directory Structure**Note for Figure 2-1:**

(1) is a Tcl configuration file. For more information about the Tcl configuration file, refer to “Configuring the BSP Project” on page 2-7.

For your own software project, you must create the **create-this-app** and **create-this-bsp** scripts. Altera recommends that you also create **clean-this-app** and **clean-this-bsp** scripts. These scripts perform the following tasks:

- **create-this-app**—This **bash** script uses the **nios2-app-generate-makefile** command to create the application project, using the application software source files for your project. The script verifies that the BSP project was properly configured (a **settings.bsp** file is present in the BSP project directory), and runs the **create-this-bsp** script if necessary. The Altera-supplied **create-this-app** scripts that are included in the software project example designs provide good models for this script.
- **clean-this-app**—This **bash** script performs all necessary clean-up tasks for the whole project, including the following:
 - Call the application makefile with the clean-all target.
 - Call the **clean-this-bsp** shell script.
- **create-this-bsp**—This **bash** script generates the BSP project. The script uses the **nios2-bsp** command, which can optionally call the configuration script **bsp_settings.tcl**. The **nios2-bsp** command references the **<system_name>.sopc** file located in the hardware project folder. Running this script creates all the BSP project files for the system.
- **clean-this-bsp**—This **bash** script calls the clean target in the BSP project makefile and deletes the **settings.bsp** file.

The complete system generation process, from hardware to BSP and application projects, must be repeated every time a change is made to the system in SOPC Builder. The system generation process follows:

1. **Hardware files generation**—Using SOPC Builder, write the updated system description to the **<system_name>.sopc** and **<system_name>.ptf** files.
2. **Regenerate BSP project**—Generate the BSP project with the **create-this-bsp** script.

3. **Regenerate application project**—Generate the application project with the **create-this-app** script. This script also runs the makefile to generate the BSP library file.
4. **Build the system**—Build the system software using the application and BSP makefile scripts.

To implement this system generation process, Altera recommends that you use the following checklists for handing off responsibility between the hardware and software groups.



This method assumes that the hardware engineering group installs the Nios II EDS. If so, the hardware and software engineering groups must use the same version of the Nios II EDS toolchain.

To hand off the project from the hardware group to the software group, perform the following steps:

1. **Hardware project hand-off**—At minimum, the hardware group provides copies of the `<system_name>.sopc`, `<system_name>.ptf`, and `<system_name>.sof` files. The software group copies these files to the software group's hardware project folder.
2. **Recreate software project**—The software team recreates the software application for the new hardware by running the **create-this-app** script. This script runs the **create-this-bsp** script.
3. **Build**—The software team runs `make` in its application project directory to regenerate the software application.

To hand off the project from the software group to the hardware group, perform the following steps:

1. **Clean project directories**—The software group runs the **clean-this-app** script.
2. **Software project folder hand-off**—The software group provides the hardware group with the software project folder structure it generated for the latest hardware version. Ideally, the software project folder contains only the application project user files and the application project and BSP generation scripts.
3. **Reconfigure software project**—The hardware group runs the **create-this-app** script to reconfigure the group's application and BSP projects.
4. **Build**—The hardware group runs `make` in the application project directory to regenerate the software application.

Recommended Architecture Practice

Many of the hardware and software coherency issues that arise during the creation of the application software are problems of misplaced peripheral addresses. Because of the flexibility provided by SOPC Builder, almost any peripheral in the system can be

assigned an arbitrary address, or have its address modified during system creation. Implement the following practices to prevent this type of coherency issue during the creation of your software application:

- **Peripheral and Memory Addressing**—The Nios II software build tools automatically generate a system header file, **system.h**, that defines a set of `#define` symbols for every peripheral in the system. These definitions specify the peripheral name, address location, and address span. To protect against coherency issues, access all system peripherals and memory components with their **system.h** name and address span symbols. This method guarantees access regardless of a peripheral's addressable location.

For example, if your system includes a UART peripheral named UART1, located at address 0x1000, access it using the **system.h** address symbol (`iowr_32(UART1_BASE, 0x0, 0x10101010)`) rather than using its address (`iowr_32(0x1000, 0x0, 0x10101010)`).

- **Checking peripheral values with the preprocessor**—If you work in a large team environment, and your software has a dependency on a particular hardware address, you can create a set of C preprocessor `#ifdef` statements that validate the hardware during the software compilation process. These `#ifdef` statements validate the `#define` values in the **system.h** file for each peripheral.

For example, for the peripheral UART1, assume the `#define` values in **system.h** appear as follows:

```
#define UART1_NAME "/dev/uart1"  
#define UART1_BASE 0x1000  
#define UART1_SPAN 32  
#define UART1_IRQ 6  
. . .
```

In your C/C++ source files, add a preprocessor macro to verify that your expected peripheral settings remain unchanged in the hardware configuration. For example, the following code checks that the base address of UART1 remains at the expected value:

```
#if (UART1_BASE != 0x1000)  
    #error UART should be at 0x1000, but it is not  
#endif
```

- **Ensuring coherency through the System ID core**—Use the System ID core. The System ID core is an SOPC Builder peripheral that provides a unique identifier for a generated system. This identifier is stored in a hardware register readable by the Nios II processor. This unique identifier is also stored in the **.sopc** file, which is then used to generate the BSP project for the system. You can use the system ID core to ensure coherency between the hardware and software by two methods. The first method is automatically implemented during system software development, when the **.elf** file is downloaded to the Nios II target. During the software download process, the value of the system ID core is checked against the value present in the BSP library file. If the two values do not match, this condition is reported. The second method for using the system ID peripheral is useful in systems that do not have a Nios II debug port, or in situations in which running the Nios II software download utilities is not practical. In this method you use the C function `alt_avalon_sysid_test()`. This function reports whether the hardware and software system IDs match.



For more information about the System ID core, refer to the *System ID Core* chapter in volume 5 of the *Quartus II Handbook*.

Developing With the Hardware Application Layer

The hardware application layer (HAL) for the Nios II processor is a lightweight runtime environment that provides a simple device driver interface for programs to communicate with the underlying hardware. The HAL application program interface (API) is integrated with the ANSI C standard library. The HAL API allows you to access devices and files using familiar C library functions.

This section contains the following subsections:

- “Overview of the HAL” on page 2-16
- “System Startup in HAL-Based Applications” on page 2-17
- “HAL Peripheral Services” on page 2-20
- “Accessing Memory With the Nios II Processor” on page 2-31
- “Handling Exceptions” on page 2-33
- “Modifying the Exception Handler” on page 2-34

Overview of the HAL

This section describes how to use HAL services in your Nios II software. It provides information about the HAL configuration options, and the details of system startup and HAL services in HAL-based applications.

HAL Configuration Options

To support the Nios II software development flow, the HAL system library is self-configuring to some extent. By design, the HAL attempts to enable as many services as possible, based on the peripherals present in the system hardware. This approach provides your application with the least restrictive environment possible—a useful feature during the product development and board bringup cycle.

The HAL is configured with a set of settings whose values are determined by Tcl commands, which are called during the creation of the BSP project. As mentioned in “Configuring the BSP Project” on page 2-7, Altera recommends you create a separate Tcl file that contains your HAL configuration settings.

HAL configuration settings control the boot loading process, and provide detailed control over the initialization process, system optimization, and the configuration of peripherals and services. For each of these topics, this section provides pointers to the relevant material elsewhere in this chapter.

Configuring the Boot Environment

Your particular system may require a boot loader to configure the application image before it can begin execution. For example, if your application image is stored in flash memory and must be copied to non-volatile memory for execution, a boot loader must configure the application image in the non-volatile memory. This configuration process occurs before the HAL system library configuration routines execute, and before the `crt0` code block executes. A boot loader implements this process. For more information, refer to [“Linking Applications” on page 2-40](#) and [“Application Boot Loading and Programming System Memory” on page 2-42](#).

Controlling HAL Initialization

As noted in [“HAL Initialization” on page 2-19](#), although most user applications begin execution in a `main()` function, some applications require the ability to control overall system initialization after the `crt0` initialization routine runs and before `main()` is called.

For an example of this kind of application, refer to the `hello_alt_main` software example design supplied with the Nios II EDS installation.

Minimizing the Code Footprint and Increasing Performance

For information about increasing your application's performance, or minimizing the code footprint, refer to [“Optimizing the Application” on page 2-34](#).

Configuring Peripherals and Services

For information about configuring and using HAL services, refer to [“HAL Peripheral Services” on page 2-20](#).

System Startup in HAL-Based Applications

System startup in HAL-based applications is a three-stage process. First, the system initializes, then the `crt0` code section runs, and finally the HAL services initialize. The following sections describe these three system-startup stages.

System Initialization

The system initialization sequence begins when the system powers up. The initialization sequence steps for FPGA designs that contain a Nios II processor are the following:

1. **Hardware reset event**—The board receives a power-on reset signal, which resets the FPGA.
2. **FPGA configuration**—The FPGA is programmed with a `.sof`, from a specialized configuration memory or an external hardware master. The external hardware master can be a CPLD device or an external processor.
3. **System reset**—The SOPC Builder system, composed of one or more Nios II processors and other peripherals, receives a hardware reset signal and enters the components' combined reset state.
4. **Nios II processor(s)**—Each Nios II processor jumps to its pre-configured reset address, and begins running instructions found at this address.

5. **Boot loader or program code**—Depending on your system design, the reset address vector contains a packaged boot loader, called a boot image, or your application image. Use the boot loader if the application image must be copied from non-volatile memory to volatile memory for program execution. This case occurs, for example, if the program is stored in flash memory but runs from SDRAM. If no boot loader is present, the reset vector jumps directly to the `.crt0` section of the application image. Do not use a boot loader if you wish your program to run in-place from non-volatile or preprogrammed memory. For additional information about both of these cases, refer to “[Application Boot Loading and Programming System Memory](#)” on page 2-42.
6. **crt0 execution**—After the boot loader executes, the processor jumps to the beginning of the program's initialization block—the `.crt0` code section. The function of the `crt0` code block is detailed in the next section.

crt0 Initialization

The `crt0` code block contains the C run-time initialization code—software instructions needed to enable execution of C or C++ applications, and potentially usable for assembly language as well. The Altera-provided `crt0` block performs the following initialization steps:

1. **Calls `alt_load` macros**—If the application is designed to run from flash memory (the `.text` section runs from flash memory), the remaining sections are copied to volatile memory. For additional information, refer to “[Configuring the Boot Environment](#)” on page 2-17.
2. **Initializes instruction cache**—If the processor has an instruction cache, this cache is initialized. All instruction cache lines are zeroed (without flushing) with the `init_i` instruction.



SOPC Builder determines the processors that have instruction caches, and configures these caches at system generation. The software build tools insert the instruction-cache initialization code block if necessary.

3. **Initializes data cache**—If the processor has a data cache, this cache is initialized. All data cache lines are zeroed (without flushing) with the `init_d` instruction. As for the instruction caches, this code is enabled if the processor has a data cache.
4. **Sets the stack pointer**—The stack pointer is initialized. You can set the stack pointer address. For additional information refer to “[HAL Linking Behavior](#)” on page 2-40.
5. **Clears the `.bss` section**—The `.bss` section is initialized. You can set the `.bss` section address. For additional information refer to “[HAL Linking Behavior](#)” on page 2-40.
6. **Initializes stack overflow protection**—Stack overflow checking is initialized. For additional information, refer to “[Software Debugging](#)” on page 2-12.
7. **Jumps to `alt_main`**—The processor jumps to the `alt_main` code block, which begins initializing the HAL system library.



If you use a third-party, real-time operating system (RTOS) or environment for your BSP library file, the `alt_main()` function could be different than the one provided by the Nios II EDS.

If you use a third-party compiler or library, the C run-time initialization behavior may differ from this description.

The `crt0` code includes initialization short-cuts only if you perform hardware simulations of your design. These optimizations are controlled by the `hal.enable_sim_optimize` BSP setting, documented in the "Settings" section of the *Nios II Software Build Tools Reference* chapter of the *Nios II Software Developer's Handbook*.


After you generate your BSP project, the `crt0.s` source file is located in the `HAL/src` directory.

HAL Initialization

As for any other C program, the first part of the HAL's initialization is implemented by the Nios II processor's `crt0.s` routine. For more information, see "["crt0 Initialization" on page 2-18](#)". After `crt0.s` completes the C run-time initialization, it calls the HAL `alt_main()` function, which initializes the HAL system library and subsystems.

The HAL `alt_main()` function performs the following steps:

1. **Initializes interrupts**—Sets up interrupt support for the Nios II processor (with the `alt_irq_init()` function).
2. **Starts MicroC/OS-II**—Starts the MicroC/OS-II real-time operation system (RTOS), if this RTOS is configured to run (with the `ALT_OS_INIT` and `ALT_SEM_CREATE` functions). For additional information on MicroC/OS-II use and initialization, refer to "["Selecting Core Services \(HAL versus MicroC/OS-II RTOS\)" on page 2-8](#)".
3. **Initializes device drivers**—Initializes device drivers (with the `alt_sys_init()` function). The Nios II software build tools automatically find all peripherals supported by the HAL, and automatically insert a call to a device configuration function for each peripheral in the `alt_sys_init()` code. You can override this behavior in the BSP project by using the `--cmd set_driver <peripheral_name> none` command-line option in the call to the `nios2-bsp` script. For information about removing a device configuration function, refer to "["Optimizing the Application" on page 2-34](#)".
4. **Configures stdio functions**—Initializes `stdio` services for `stdin`, `stderr`, and `stdout`. These services enable the application to use the GNU `newlib` `stdio` functions and maps the file pointers to supported character devices. For more information about configuring the `stdio` services, refer to "["Character Mode Devices" on page 2-22](#)".
5. **Initializes C++ CTORS and DTORS**—Handles initialization of C++ constructor and destructor functions. These function calls are necessary if your application is written in the C++ programming language. By default, the HAL configuration mechanism enables support for the C++ programming language. Disabling this feature reduces your application's code footprint, as noted in "["Optimizing the Application" on page 2-34](#)".
6. **Calls main()**—Calls user function `main()`, or application program. Most user applications are constructed using a `main()` function declaration, and begin execution at this function.

 If you use a system library other than the HAL and need to initialize it after the `crt0.s` routine runs, define your own `alt_main()` function. For an example, see the `main()` and `alt_main()` functions in the `hello_alt_main.c` file at `$SOPC_KIT_NIOS2/examples/software/hello_alt_main`.

After you generate your BSP project, the `alt_main.c` source file is located in the `HAL/src` directory.

HAL Peripheral Services

The HAL provides your application with a set of services, typically relying on the presence of a hardware peripheral to support the services. By default, if you configure your HAL BSP project from the command-line by running the `nios2-bsp` script, each peripheral in the system is initialized, operational, and usable as a service at the entry point of your C/C++ application (`main()`).

This section describes the core set of Altera-supplied, HAL-accessible peripherals and the services they provide for your application. It also describes application design guidelines for using the supplied service, and background and configuration information, where appropriate.

 For more information about the HAL peripheral services, refer to the *Developing Programs Using the Hardware Abstraction Layer* chapter of the *Nios II Software Developer's Handbook*.

 For more information about HAL BSP configuration settings, refer to the *Nios II Software Build Tools Reference* chapter of the *Nios II Software Developer's Handbook*.


Timers

The HAL provides two types of timer services, a system clock timer and a timestamp timer. The system clock timer is used to control, monitor, and schedule system events. The timestamp variant is used to make high performance timing measurements. Each of these timer services is assigned to a single Altera Avalon Timer peripheral.

 For more information about this peripheral, refer to the *Timer Core* chapter in volume 5 of the *Quartus II Handbook*.

System Clock Timer

The system clock timer resource is used to trigger periodic events—alarms—and as a time-keeping device that counts system clock ticks. The system clock timer service requires that a timer peripheral be present in the SOPC Builder system. This timer peripheral must be dedicated to the HAL system clock timer service.

 Only one system clock timer service may be identified in the BSP library file. This timer should be accessed only by HAL supplied routines.

The `hal.sys_clk_timer` setting controls the BSP project configuration for the system clock timer. Altera provides separate APIs for user-level system clock functionality and for generating alarms.

User-level system clock functionality is provided through two separate classes of APIs, one Nios II specific and the other Unix-like. The Altera function `alt_nticks` returns the number of clock ticks that have elapsed. You can convert this value to seconds by dividing by the value returned by the `alt_ticks_per_second()` function. For most embedded applications, this function is sufficient for rudimentary time keeping.

The POSIX-like `gettimeofday()` function behaves differently in the HAL than on a Unix workstation. On a workstation, with a battery backed-up, real-time clock, this function returns an absolute time value, with the value zero representing 00:00 Coordinated Universal Time (UTC), January 1, 1970, whereas in the HAL, this function returns a time value starting from system power-up. By default, the function assumes system power-up to have occurred on January 1, 1970. Use the `settimeofday()` function to correct the HAL `gettimeofday()` response. The `times()` function exhibits the same behavior difference.

Consider the following common issues and important points before you implement a system clock timer:

- **System Clock Resolution**—The timer's period value specifies the rate at which the HAL BSP project increments the internal variable for the system clock counter. If the system clock increments too slowly for your application, you can decrease the timer's period in SOPC Builder.
- **Rollover**—The internal, global variable that stores the number of system clock counts (since reset) is a 32-bit unsigned integer. No rollover protection is offered for this variable. Therefore, you should calculate when the rollover event will occur in your system, and plan the application accordingly.
- **Performance Impact**—Every clock tick causes the execution of an interrupt service routine. Executing this routine leads to a minor performance penalty. If your system hardware specifies a short timer period, the cumulative interrupt latency may impact your overall system performance.

The alarm API allows you to schedule events based on the system clock timer, in the same way an alarm clock operates. The API consists of the `alt_alarm_start()` function, which registers an alarm, and the `alt_alarm_stop()` function, which disables a registered alarm.

Consider the following common issues and important points before you implement an alarm:

- **Interrupt Service Routine (ISR) context**—A common mistake is to program the alarm callback function to call a service that depends on interrupts being enabled (such as the `printf()` function). This mistake causes the system to deadlock, because the alarm callback function occurs in an interrupt context, while interrupts are disabled.
- **Resetting the alarm**—The callback function can reset the alarm by returning a non-zero value. Internally, the `alt_alarm_start()` function is called by the callback function with this value.
- **Chaining**—The `alt_alarm_start()` function is capable of handling one or more registered events, each with its own callback function and number of system clock ticks to the alarm.

- **Rollover**—The alarm API handles clock rollover conditions for registered alarms seamlessly.



A good timer period for most embedded systems is 50 ms. This value provides enough resolution for most system events, but does not seriously impact performance nor roll over the system clock counter too quickly.

Timestamp Timer

The timestamp timer service provides applications with an accurate way to measure the duration of an event in the system. The timestamp timer service requires that a timer peripheral be present in the SOPC Builder system. This timer peripheral must be dedicated to the HAL timestamp timer service.



Only one timestamp timer service may be identified in the BSP library file. This timer should be accessed only by HAL supplied routines.

The `hal.timestamp_timer` setting controls the BSP configuration for the timer. Altera provides a timestamp API.

The timestamp API is very simple. It includes the `alt_timestamp_start()` function, which makes the timer operational, and the `alt_timestamp()` function, which returns the current timer count.

Consider the following common issues and important points before you implement a timestamp timer:

- **Timer Frequency**—The timestamp timer decrements at the clock rate of the clock that feeds it in the SOPC Builder system. You can modify this frequency in SOPC Builder.
- **Rollover**—The timestamp timer has no rollover event. When the `alt_timestamp()` function returns the value 0, the timer has run down.
- **Maximum Time**—The timer peripheral has 32 bits available to store the timer value. Therefore, the maximum duration a timestamp timer can count is $((1/\text{timer frequency}) \times 2^{32})$ seconds.



For more information about the APIs that control the timestamp and system clock timer services, refer to the *HAL API Reference* appendix of the *Nios II Software Developer's Handbook*.

Character Mode Devices

`stdin`, `stdout`, and `stderr`

The HAL can support the `stdio` functions provided in the GNU newlib library. Using the `stdio` library allows you to communicate with your application using functions such as `printf()` and `scanf()`.

Currently, Altera supplies two system components that can support the `stdio` library, the UART and JTAG UART components. These devices can function as standard I/O devices. To enable this functionality, use the `--default_stdio <device>` option during Nios II BSP configuration.

The `stdin` character input file variable and the `stdout` and `stderr` character output file variables can also be individually configured with the HAL BSP settings `hal.stdin`, `hal.stdout`, and `hal.stderr`.

After your target system is configured to use the `stdin`, `stdout`, and `stderr` file variables with either the UART or JTAG UART peripheral, you can communicate with the target Nios II system through the Nios II EDS development tools. For more information about performing this task, refer to “Communicating with the Target” on page 2-11.



For more information about the `--default_stdio <device>` option, refer to the “Nios II Software Build Tools Utilities” section of the *Nios II Software Build Tools Reference* chapter of the *Nios II Software Developer’s Handbook*.

Blocking versus Non-Blocking I/O

Character mode devices can be configured to operate in blocking mode or non-blocking mode. The mode is specified in the device’s file descriptor. In blocking mode, a function call to read from the device waits until the device receives new data. In non-blocking mode, the function call to read new data returns immediately and reports whether new data was received. Depending on the function you use to read the file handle, an error code is returned, specifying whether or not new data arrived.

The UART and JTAG UART components are initialized in blocking mode. However, each component can be made non-blocking with the `fcntl` or the `ioctl()` function, as seen in the following `open` system call, which specifies that the device being opened is to function in non-blocking mode:

```
fd = open ("/dev/<your uart name>", O_NONBLOCK | O_RDWR);
```

The `fcntl()` system call shown in [Example 2-3](#) specifies that a device that is already open is to function in non-blocking mode:

Example 2-3. `fcntl` System Call

```
/* You can specify <file_descriptor> to be
 * STDIN_FILENO, STDOUT_FILENO, or STDERR_FILENO
 * if you are using STDIO
 */
fcntl(<file_descriptor>, F_SETFL, O_NONBLOCK);
```

The code fragment in [Example 2-4](#) illustrates the use of a non-blocking device:

Example 2-4. Non-Blocking Device Code Fragment

```
input_chars[128];
return_chars = scanf("%128s", &input_chars);
if(return_chars == 0)
{
if(errno != EWOULDBLOCK)
{
/* check other errnos */
}
}
else
{
/* process received characters */
}
}
```

The behavior of the UART and JTAG UART peripherals can also be modified with an `ioctl()` function call. The `ioctl()` function supports the following parameters:

- For UART peripherals:
 - `TIOCMGET` (reports baud rate of UART)
 - `TIOCMSET` (sets baud rate of UART)
- For JTAG UART peripherals:
 - `TIOCSTIMEOUT` (timeout value for connecting to workstation)
 - `TIOCGCONNECTED` (find out whether host is connected)

The `altera_avalon_uart_driver.enable_ioctl` BSP setting enables and disables the `ioctl()` function for the UART peripherals. The `ioctl()` function is automatically enabled for the JTAG UART peripherals.

Adding Your Own Character Mode Device

If you have a custom device capable of character mode operation, you can create a custom device driver that the `stdio` library functions can use.



For information about how to develop the device driver, refer to [AN459: Guidelines for Developing a Nios II HAL Device Driver](#).

Flash Memory Devices

The HAL system library supports parallel common flash interface (CFI) memory devices and Altera erasable, programmable, configurable serial (EPCS) flash memory devices. A uniform API is available for both flash memory types, providing users with read, write, and erase capabilities.

Memory Initialization, Querying, and Device Support

Every flash memory device is queried by the HAL during system initialization to determine the kind of flash memory and the functions that should be used to manage it. This process is automatically performed by the `alt_sys_init()` function, if the device drivers were not explicitly omitted and the small driver configuration was not set.

After initialization, you can query the flash memory for status information with the `alt_flash_get_flash_info()` function. This function returns a pointer to an array of flash region structures—C structures of type `struct flash_region`—and the number of regions on the flash device.



For additional information about the `struct flash_region` structure, refer to the source file `HAL/inc/sys/alt_flash_types.h` in the BSP project directory.

Accessing the Flash Memory


The `alt_flash_open()` function opens a flash memory device and returns a descriptor for that flash memory device. After you complete reading and writing the flash memory, call the `alt_flash_close()` function to close it safely.

The HAL flash memory device model provides you with two flash access APIs, one simple and one fine-grained. The simple API takes a buffer of data and writes it to the flash memory device, erasing the sectors if necessary. The fine-grained API enables you to manage your flash device on a block-by-block basis.

Both APIs can be used in the system. The type of data you store determines the most useful API for your application. The following general design guidelines help you determine which API to use for your data storage needs:

Simple API—This API is useful for storing arbitrary streams of bytes, if the exact flash sector location is not important. Examples of this type of data are log or data files generated by the system during run-time, which must be accessed later in a continuous stream somewhere in flash memory.



Fine-Grained API—This API is useful for storing units of data, or data sets, which must be aligned on absolute sector boundaries. Examples of this type of data include persistent user configuration values, FPGA hardware images, and application images, which must be stored and accessed in a given flash sector (or sectors).

 For examples that demonstrate the use of APIs, refer to the "Using Flash Devices" section in the *Developing Programs Using the Hardware Abstraction Layer* chapter of the *Nios II Software Developer's Handbook*.

Configuration and Use Limitations

If you use flash memories in your system, be aware of the following properties of this memory:

- **Code Storage**—If your application runs code directly from the flash memory, the flash manipulation functions are disabled. This setting prevents the processor from erasing the memory that holds the code it is running. In this case, the symbols `ALT_TEXT_DEVICE`, `ALT_RODATA_DEVICE`, and `ALT_EXCEPTIONS_DEVICE` must all have values different from the flash memory peripheral. (Note that each of these `#define` symbols names a memory device, not an address within a memory device).
- **Small Driver**—If the small driver flag is set for the software—the `hal.enable_reduced_device_drivers` setting is enabled—then the flash memory peripherals are not automatically initialized. In this case, your application must call the initialization routines explicitly.
- **Thread safety**—Most of the flash access routines are not thread-safe. If you use any of these routines, construct your application so that only one thread in the system accesses these function.
- **EPCS flash memory limitations**—The Altera EPCS memory has a serial interface. Therefore, it cannot run Nios II instructions and is not visible to the Nios II processor as a standard random-access memory device. Use the Altera-supplied flash memory access routines to read data from this device.
- **File System**—The HAL flash memory API does not support a flash file system in which data can be stored and retrieved using a conventional file handle. However, you can store your data in flash memory before you run your application, using the ZIPFS file system and the Nios II flash programmer utility. For information about the ZIPFS file system, refer to "[ZIPFS: Read-Only File System](#)" on page 2-29.

-  For more information about the configuration and use limitations of flash memory, refer to the "Using Flash Devices" section in the *Developing Programs Using the Hardware Abstraction Layer* chapter of the *Nios II Software Developer's Handbook*.
-  For more information about the API for the flash memory access routines, refer to the *HAL API Reference* appendix of the *Nios II Software Developer's Handbook*.

Direct Memory Access (DMA) Devices

The HAL DMA model uses DMA transmit and receive channels. A DMA operation places a transaction request on a channel. A DMA peripheral can have a transmit channel, a receive channel, or both. This section describes three possible hardware configurations for a DMA peripheral, and shows how to activate each kind of DMA channel using the HAL memory access functions.

The DMA peripherals are initialized by the `alt_sys_init()` function call, and are automatically enabled by the `nios2-bsp` script.

DMA Configuration and Use Model

The following examples illustrate use of the DMA transmit and receive channels in a system. The information complements the information available in the "Using DMA Devices" section of the *Developing Programs Using the Hardware Abstraction Layer* chapter of the *Nios II Software Developer's Handbook*.

Regardless of the DMA peripheral connections in the system, initialize a transmit channel by running the `alt_dma_txchan_open()` function, and initialize a receive DMA channel by running the `alt_dma_rxchan_open()` function. The following sections describe the use model for some specific cases.

RX-Only DMA Component

A typical RX-only DMA component moves the data it receives from another component to memory. In this case, the receive channel of the DMA peripheral reads continuously from a fixed location in memory, which is the other peripheral's data register. The following sequence of operations directs the DMA peripheral:

1. Open the DMA peripheral—Call the `alt_dma_rxchan_open()` function to open the receive DMA channel.
2. Enable DMA `ioctl` operations—Call the `alt_dma_rxchan_ioctl()` function to set the `ALT_DMA_RX_ONLY_ON` flag. Use the `ALT_DMA_SET_MODE_<n>` flag to set the data width to match that of the other peripheral's data register.
3. Configure the other peripheral to run—The Nios II processor configures the other peripheral to begin loading new data in its data register.
4. Queue the DMA transaction requests—Call the `alt_avalon_dma_prepare()` function to begin a DMA operation. In the function call, you specify the DMA receive channel, the other peripheral's data register address, the number of bytes to transfer, and a callback function to run when the transaction is complete.

TX-Only DMA Component

A typical TX-only DMA component moves data from memory to another component. In this case, the transmit channel of the DMA peripheral writes continuously to a fixed location in memory, which is the other peripheral's data register. The following sequence of operations directs the DMA peripheral:

1. Open the DMA peripheral—Call the `alt_dma_txchan_open()` function to open the transmit DMA channel.
2. Enable DMA `ioctl` operations—Call the `alt_dma_txchan_ioctl()` function to set the `ALT_DMA_TX_ONLY_ON` flag. Use the `ALT_DMA_SET_MODE_<n>` flag to set the data width to match that of the other peripheral's data register.
3. Configure the other peripheral to run—The Nios II processor configures the other peripheral to begin receiving new data in its data register.
4. Queue the DMA transaction requests—Call the `alt_avalon_dma_send()` function to begin a DMA operation. In the function call, you specify the DMA transmit channel, the other peripheral's data register address, the number of bytes to transfer, and a callback function to run when the transaction is complete.


RX and TX DMA Component

A typical RX and TX DMA component performs memory-to-memory copy operations. The application must open, configure, and assign transaction requests to both DMA channels explicitly. The following sequence of operations directs the DMA peripheral:

1. Open the DMA RX channel—Call the `alt_dma_rxchan_open()` function to open the DMA receive channel.
2. Enable DMA RX `ioctl` operations—Call the `alt_dma_rxchan_ioctl()` function to set the `ALT_DMA_RX_ONLY_OFF` flag. Use the `ALT_DMA_SET_MODE_<n>` flag to set the data width to the correct value for the memory transfers.
3. Open the DMA TX channel—Call the `alt_dma_txchan_open()` function to open the DMA transmit channel.
4. Enable DMA TX `ioctl` operations—Call the `alt_dma_txchan_ioctl()` function to set the `ALT_DMA_TX_ONLY_OFF` flag. Use the `ALT_DMA_SET_MODE_<n>` flag to set the data width to the correct value for the memory transfers.
5. Queue the DMA RX transaction requests—Call the `alt_avalon_dma_prepare()` function to begin a DMA RX operation. In the function call, you specify the DMA receive channel, the address from which to begin reading, the number of bytes to transfer, and a callback function to run when the transaction is complete.
6. Queue the DMA TX transaction requests—Call the `alt_avalon_dma_send()` function to begin a DMA TX operation. In the function call, you specify the DMA transmit channel, the address to which to begin writing, the number of bytes to transfer, and a callback function to run when the transaction is complete.



The DMA peripheral does not begin the transaction until the DMA TX transaction request is issued.

 For examples of DMA device use, refer to the "Using DMA Devices" section of the *Developing Programs Using the Hardware Abstraction Layer* chapter of the *Nios II Software Developer's Handbook*.

DMA Data-Width Parameter

The DMA data-width parameter is configured in SOPC Builder to specify the widths that are supported. In writing the software application, you must specify the width to use for a particular transaction. The width of the data you transfer must match the hardware capability of the component.

Consider the following points about the data-width parameter before you implement a DMA peripheral:

- **Peripheral width**—When a DMA component moves data from another peripheral, the DMA component must use a single-operation transfer size equal to the width of the peripheral's data register.
- **Transfer length**—The byte transfer length specified to the DMA peripheral must be a multiple of the data width specified.
- **Odd transfer sizes**—If you must transfer an uneven number of bytes between memory and a peripheral using a DMA component, you must divide up your data transfer operation. Implement the longest allowed transfer using the DMA component, and transfer the remaining bytes using the Nios II processor. For example, if you must transfer 1023 bytes of data from memory to a peripheral with a 32-bit data register, perform 255 32-bit transfers with the DMA and then have the Nios II processor write the remaining 3 bytes.

Configuration and Use Limitations

If you use DMA components in your system, be aware of the following properties of these components:


- **Hardware configuration**—The following aspects of the hardware configuration of the DMA peripheral determine the HAL service:
 - DMA components connected to peripherals other than memory support only half of the HAL API (receive or transmit functionality). The application software should not attempt to call API functions that are not available.
 - The hardware parameterization of the DMA component determines the data width of its transfers, a value which the application software must take into account.
- **IOCTL control**—The DMA `ioctl()` function call enables the setting of a single flag only. To set multiple flags for a DMA channel, you must call `ioctl()` multiple times.
- **DMA transaction slots**—The current driver is limited to 4 transaction slots. If you must increase the number of transaction slots, you can specify the number of slots using the macro `ALT_AVALON_DMA_NSLOTS`. The value of this macro must be a multiple of two.
- **Interrupts**—The HAL DMA service requires that the DMA peripheral's interrupt line be connected in the system.

- **User controlled DMA accesses**—If the default HAL DMA access routines are too unwieldy for your application, you can create your own access functions. For information about how to remove the default HAL DMA driver routines, refer to “Reducing Code Size” on page 2–38.

 For more information about the HAL API for accessing DMA devices, refer to the "Using DMA Devices" section of the *Developing Programs Using the Hardware Abstraction Layer* chapter of the *Nios II Software Developer's Handbook* and to the *HAL API Reference* appendix of the *Nios II Software Developer's Handbook*.

Files and File Systems

The HAL provides two simple file systems and an API for dealing with file data. The HAL uses the GNU newlib library's file access routines, found in `file.h`, to provide user access to files. In addition, the HAL provides two file systems, one that enables a Nios II system to access the workstation's file system (HOSTFS), and a simple read-only file system that enables access to the system's on-board files (ZIPFS).


 Several conventional (read/ write) file systems are available through third-party vendors. For up-to-date information about the file system solutions available for the Nios II processor, refer to the Altera embedded processing web pages at www.altera.com/embedded, and click **Embedded Software Partners**.

HOSTFS: Workstation-Based File System

The HOSTFS file system enables the Nios II system to manipulate files on a workstation through a JTAG connection. The API is a transparent way to access data files. The system does not require a physical block device.

Consider the following points about the HOSTFS file system before you use it:

- **Communication speed**—Reading and writing large files to the Nios II system using this file system is slow.
- **Debug use mode**—HOSTFS is only available during debug sessions from the Nios II IDE. Therefore, you should use HOSTFS only during system debugging and prototyping operations.
- **Incompatibility with direct drivers**—HOSTFS only works if the HAL system library is configured with direct driver mode disabled. However, enabling this mode reduces the size of the application image. For more information, refer to “Optimizing the Application” on page 2–34.

 For more information, refer to the Nios II IDE online Help and the host file system Nios II software example design listed in the "Using Nios II Example Design Scripts" section of the *Using the Nios II Software Build Tools* chapter of the *Nios II Software Developer's Handbook*.


ZIPFS: Read-Only File System

ZIPFS was designed to be a lightweight, read-only file system for the Nios II processor, targeting flash memory.

Consider the following points about the ZIPFS file system before you use it:

- **Read Only**—ZIPFS is a read-only file system.

- **Configuring the file system**—To create the ZIP file system you must create a binary file on your workstation and use the Nios II flash programmer utility to program it in the Nios II system.
- **Incompatibility with direct drivers**—ZIPFS only works if the HAL system library is configured with direct driver mode disabled. However, enabling this mode reduces the size of the application image. For more information, refer to “Optimizing the Application” on page 2-34.

 For more information, refer to the *Read-Only Zip File System* and *Developing Programs Using the Hardware Abstraction Layer* chapters of the *Nios II Software Developer's Handbook*, and the zip file system Nios II software example design listed in the "Using Nios II Example Design Scripts" section of the *Using the Nios II Software Build Tools* chapter of the *Nios II Software Developer's Handbook*.

Ethernet Devices

Ethernet devices are a special case for the HAL service model. To make them accessible to the application, these devices require an additional software library, a TCP/IP stack. Altera supplies a TCP/IP networking stack called NicheStack, which provides your application with a socket-based interface for communicating over Ethernet networks.

 For more information, refer to the *Ethernet and the NicheStack TCP/IP Stack – Nios II Edition* chapter of the *Nios II Software Developer's handbook*.


Unsupported Devices


The HAL provides a wide variety of native device support for Altera-supplied peripherals. However, your system may require a device or peripheral that Altera does not provide. In this case, one or both of the following two options may be available to you:

- Altera's third-party program supports your device
- You can incorporate your own device

Altera's third party program information is available on the Nios II embedded software partners page. Refer to the Altera embedded processing web pages at www.altera.com/embedded, and click **Embedded Software Partners**.

Incorporating your own custom peripheral is a two-stage process. First you must incorporate the peripheral in the hardware, and then you must develop a device driver.

 For more information about how to incorporate a new peripheral in the hardware, refer to the *Nios II Hardware Development Tutorial*.

 For more information about how to develop a device driver, refer to the *Developing Device Drivers for the Hardware Abstraction Layer* chapter of the *Nios II Software Developer's Handbook*.

Accessing Memory With the Nios II Processor

It can be difficult to create software applications that program the Nios II processor to interact correctly with data and instruction caches when it reads and writes to peripherals and memories. There are also subtle differences in how the different Nios II processor cores handle these operations, that can cause problems when you migrate from one Nios II processor core to another.

This section helps you avoid the most common pitfalls. It provides background critical to understanding how the Nios II processor reads and writes peripherals and memories, and describes the set of software utilities available to you, as well as providing sets of instructions to help you avoid some of the more common problems in programming these read and write operations.

Creating General C/C++ Applications

You can write most C/C++ applications without worrying about whether the processor's read and write operations bypass the data cache. However, you do need to make sure the operations do not bypass the data cache in the following cases:

- Your application must guarantee that a read or write transaction actually reaches a peripheral or memory.
- Your application shares a block of memory with another processor or Avalon interface master peripheral.

Accessing Peripherals

If your application accesses peripheral registers, or performs only a small set of memory accesses, Altera recommends that you use the default HAL I/O macros, IORD and IOWR. These macros guarantee that the accesses bypass the data cache.



Two types of cache-bypass macros are available. The HAL access routines whose names end in `_32DIRECT`, `_16DIRECT`, and `_8DIRECT` interpret the offset as a byte address. The other routines treat this offset as a count to be multiplied by four bytes, the number of bytes in the 32-bit connection between the Nios II processor and the system interconnect fabric. The `_32DIRECT`, `_16DIRECT`, and `_8DIRECT` routines are designed to access memory regions, and the other routines are designed to access peripheral registers.

Example 2-5 shows how to write a series of half-word values into memory. Because the target addresses are not all on a 32-bit boundary, this code sample uses the `IOWR_16DIRECT` macro.

Example 2-5. Writing Half-Word Locations

```
/* Loop across 100 memory locations, writing 0xdead to */  
/* every half word location... */  
for(i=0, j=0;i<100;i++, j+=2)  
{  
IOWR_16DIRECT(MEM_START, j, (unsigned short)0xdead);  
}
```

Example 2-6 shows how to access a peripheral register. In this case, the write is to a 32-bit boundary address, and the code sample uses the `IOWR` macro.

Example 2-6. Peripheral Register Access

```

unsigned int control_reg_val = 0;
/* Read current control register value */
control_reg_val = IORD(BAR_BASE_ADDR, CONTROL_REG);

/* Enable "start" bit */
control_reg_val |= 0x01;

/* Write "start" bit to control register to start peripheral */
IOWR(BAR_BASE_ADDR, CONTROL_REG, control_reg_val);

```



Altera recommends that you use the HAL-supplied macros for accessing external peripherals and memory.

Sharing Uncached Memory

If your application must allocate some memory, operate on that memory, and then share the memory region with another peripheral (or processor), use the HAL-supplied `alt_uncached_malloc()` and `alt_uncached_free()` functions. Both of these functions operate on pointers to bypass cached memory.

To share uncached memory between a Nios II processor and a peripheral, perform the following steps:

1. **malloc memory**—Run the `alt_uncached_malloc()` function to claim a block of memory from the heap. If this operation is successful, the function returns a pointer that bypasses the data cache.
2. **Operate on memory**—Have the Nios II processor read or write the memory using the pointer. Your application can perform normal pointer-arithmetic operations on this pointer.
3. **Convert pointer**—Run the `alt_remap_cached()` function to convert the pointer to a memory address that is understood by external peripherals.
4. **Pass pointer**—Pass the converted pointer to the external peripheral to enable it to perform operations on the memory region.

Sharing Memory With Cache Performance Benefits

Another way to share memory between a data-cache enabled Nios II processor and other external peripherals safely without sacrificing processor performance is the delayed data-cache flush method. In this method, the Nios II processor performs operations on memory using standard C or C++ operations until it needs to share this memory with an external peripheral.



Your application can share non-cache-bypassed memory regions with external masters if it runs the `alt_dcache_flush()` function before it allows the external master to operate on the memory.

To implement delayed data-cache flushing, the application image programs the Nios II processor to perform the following steps:

1. **Processor operates on memory**—The Nios II processor performs reads and writes to a memory region. These reads and writes are C/C++ pointer or array based accesses or accesses to data structures, variables, or a malloc'ed region of memory.

2. **Processor flushes cache**—After the Nios II processor completes the read and write operations, it calls the `alt_dcacheflush()` instruction with the location and length of the memory region to be flushed. The processor can then signal to the other memory master peripheral to operate on this memory.
3. **Processor operates on memory again**—When the other peripheral has completed its operation, the Nios II processor can operate on the memory once again. Because the data cache was previously flushed, any additional reads or writes update the cache correctly.

Example 2-7 shows an implementation of delayed data-cache flushing for memory accesses to a C array of structures. In the example, the Nios II processor initializes one field of each structure in an array, flushes the data cache, signals to another master that it may use the array, waits for the other master to complete operations on the array, and then sums the values the other master is expected to set.

Example 2-7. Data-Cache Flushing With Arrays of Structures

```
struct input foo[100];

for(i=0;i<100;i++)
    foo[i].input = i;
alt_dcacheflush(&foo, sizeof(struct input)*100);
signal_master(&foo);
for(i=0;i<100;i++)
    sum += foo[i].output;
```

Example 2-8 shows an implementation of delayed data-cache flushing for memory accesses to a memory region the Nios II processor acquired with `malloc`.

Example 2-8. Data-Cache Flushing With Memory Acquired Using `malloc`

```
char * data = (char*)malloc(sizeof(char) * 1000);

write_operands(data);
alt_dcacheflush(data, sizeof(char) * 1000);
signal_master(data);
result = read_results(data);
free(data);
```



The `alt_dcacheflush_all()` function call flushes the entire data cache, but this function is not efficient. Altera recommends that you flush from the cache only the entries for the memory region that you make available to the other master peripheral.

Handling Exceptions

The HAL infrastructure provides users with a robust interrupt handling service routine and an API for exception handling. The Nios II processor can handle exceptions caused by hardware interrupts, unimplemented instructions, and software traps.



For information about the exception handler software routines, HAL-provided services, and programmer API, refer to the *Exception Handling* chapter of the *Nios II Software Developer's Handbook*.

Consider the following common issues and important points before you use the HAL-provided exception handler:

- **Prioritization of interrupts**—The Nios II processor does not prioritize its 32 interrupt vectors, but the HAL exception handler assigns higher priority to lower numbered interrupts. You must modify the IRQ prioritization of your peripherals in SOPC Builder.
- **Nesting of interrupts**—The HAL infrastructure allows interrupts to be nested—higher priority interrupts can preempt processor control from an exception handler that is servicing a lower priority interrupt. However, Altera recommends that you not nest your interrupts because of the associated performance penalty.
- **Exception handler environment**—When creating your exception handler, you must ensure that the handler does not run interrupt-dependent functions and services, because this can cause deadlock. For example, an exception handler should not call the IRQ-driven version of the `printf()` function.

Modifying the Exception Handler

In some very special cases, you may wish to modify the existing HAL exception handler routine or to insert your own interrupt handler for the Nios II processor. However, in most cases you need not modify the interrupt handler routines for the Nios II processor for your software application.

Consider the following common issues and important points before you modify or replace the HAL-provided exception handler:

- **Interrupt vector address**—The interrupt vector address for each Nios II processor is set during compilation of the FPGA design. You can modify it during hardware configuration in SOPC Builder.
- **Modifying the exception handler**—The HAL-provided exception handler is fairly robust, reliable, and efficient. Modifying the exception handler could break the HAL-supplied user interrupt handling API, and cause problems in the device drivers for other peripherals that use interrupts, such as the UART and the JTAG UART.

You may wish to modify the behavior of the exception handler to increase overall performance. For guidelines for increasing the exception handler's performance, refer to [“Accelerating Interrupt Service Routines” on page 2-38](#).

Optimizing the Application

This section examines techniques to increase your software application's performance and decrease its size.

This section contains the following subsections:

- [“Performance Tuning Background”](#)
- [“Speeding Up System Processing Tasks” on page 2-35](#)
- [“Accelerating Interrupt Service Routines” on page 2-38](#)
- [“Reducing Code Size” on page 2-38](#)

Performance Tuning Background

Software performance is the speed with which a certain task or series of tasks can be performed in the system. To increase software performance, you must first determine the sections of the code in which the processing time is spent.

An application's tasks can be divided into interrupt tasks and system processing tasks. Interrupt task performance is the speed with which the processor completes an interrupt service routine to handle an external event or condition. System processing task performance is the speed with which the system performs a task explicitly described in the application code.

A complete analysis of application performance examines the performance of the system processing tasks and the interrupt tasks, as well as the footprint of the software image.

Speeding Up System Processing Tasks

To increase your application's performance, determine how you can speed up the system processing tasks it performs. First analyze the current performance and identify the slowest tasks in your system, then determine whether you can accelerate any part of your application by increasing processor efficiency, creating a hardware accelerator, or improving the applications's methods for data movement.

Analyzing the Problem

The first step to accelerate your system processing is to identify the slowest task in your system. Altera provides the following tools to profile your application:

- **GNU Profiler**—The Nios II EDS toolchain includes a method for profiling your application with the GNU Profiler. This method of profiling reports how long various functions run in your application.
- **High resolution timer**—The interval timer peripheral is a simple time counter that can determine the amount of time a given subroutine runs.
- **Performance counter peripheral**—The performance counter unit can profile several different sections of code with a collection of counters. This peripheral includes a simple software API that enables you to print out the results of these counters through the Nios II processor's `stdio` services.

Use one or more of these tools to determine the tasks in which your application is spending most of its processing time.



For more information about how to profile your software application, refer to [AN391: Profiling Nios II Systems](#).

Accelerating your Application

This section describes several techniques to accelerate your application. Because of the flexible nature of the FPGA, most of these techniques modify the system hardware to improve the processor's execution performance. This section describes the following performance enhancement methods:

- Methods to increase processor efficiency
- Methods to accelerate select software algorithms using hardware accelerators

- Using a DMA peripheral to increase the efficiency of sequential data movement operations

Increasing Processor Efficiency

An easy way to increase the software application's performance is to increase the rate at which the Nios II processor fetches and processes instructions, while decreasing the number of instructions the application requires. The following techniques can increase processor efficiency in running your application:

- **Processor clock frequency**—Modify the processor clock frequency using SOPC Builder. The faster the execution speed of the processor, the more quickly it is able to process instructions.
- **Nios II processor improvements**—Select the most efficient version of the Nios II processor and parameterize it properly. The following processor settings can be modified using SOPC Builder:
 - **Processor type**—Select the fastest Nios II processor core possible. In order of performance, from fastest to slowest, the processors are the Nios II/f, Nios II/s, and Nios II/e cores.
 - **Instruction and data cache**—Include an instruction or data cache, especially if the memory you select for code execution—where the application image and the data are stored—has high access time or latency.
 - **Multipliers**—Use hardware multipliers to increase the efficiency of relevant mathematical operations.




For more information about the processor configuration options, refer to the *Instantiating the Nios II Processor in SOPC Builder* chapter of the *Nios II Processor Reference Handbook*.

- **Nios II instruction and data memory speed**—Select memory with low access time and latency for the main program execution. The memory you select for main program execution impacts overall performance, especially if the Nios II caches are not enabled. The Nios II processor stalls while it fetches program instructions and data.
- **Tightly coupled memories**—Select a tightly coupled memory for the main program execution. A tightly coupled memory is a fast general purpose memory that is connected directly to the Nios II processor's instruction or data paths, or both, and bypasses any caches. A tightly coupled memory must guarantee a single-cycle access time. Therefore, it is usually implemented in an FPGA memory block.



For more information about tightly coupled memories, refer to the *Using Nios II Tightly Coupled Memory Tutorial* and to the *Cache and Tightly-Coupled Memory* chapter of the *Nios II Software Developer's Handbook*.

- **Compiler Settings**—More efficient code execution can be attained through the use of compiler optimizations. Increase the compiler optimization setting to -O3, the fastest compiler optimization setting, to attain more efficient code execution.

-  For information about configuring the compiler optimization level, refer to the `hal.make.bsp_cflags_optimization` BSP setting in the *Nios II Software Build Tools Reference* chapter of the *Nios II Software Developer's Handbook*.


Accelerating Hardware

Slow software algorithms can be accelerated through the use of custom instructions, dedicated hardware accelerators, and use of the C-to-Hardware (C2H) compiler tool. The following techniques can increase processor efficiency in running your application:


- **Custom instructions**—Use custom instructions to augment the Nios II processor's ALU with a block of dedicated, user-defined hardware to accelerate a task-specific, computational operation. This hardware accelerator is associated with a user-defined operation code, which the application software can call.

-  For information about how to create a custom instruction, refer to the *Using Nios II Floating-Point Custom Instructions* tutorial.

- **Hardware accelerators**—Use hardware accelerators for bulk processing operations that can be performed independently of the Nios II processor. Hardware accelerators are custom, user-defined peripherals designed to speed up the processing of a specific system task. They increase the efficiency of operations that are performed independently of the Nios II processor.

-  For more information about hardware acceleration, refer to the *Hardware Acceleration and Coprocessing* chapter of the *Embedded Design Handbook*.


- **C2H Compiler**—Use the C2H Compiler to accelerate standard ANSI C functions by converting them to dedicated hardware blocks.

-  For more information about the C2H Compiler, refer to the *Nios II C2H Compiler User Guide* and to the *Optimizing Nios II C2H Compiler Results* chapter of the *Embedded Design Handbook*.


Improving Data Movement

If your application performs many sequential data movement operations, a DMA peripheral might increase the efficiency of these operations. Altera provides the following two DMA peripherals for your use:

- **DMA**—Simple DMA peripheral that can perform single operations before being serviced by the CPU. For more information about using the DMA peripheral, refer to “HAL Peripheral Services” on page 2–20.

-  For information about the DMA peripheral, refer to the *DMA Controller Core* chapter in volume 5 of the *Quartus II Handbook*.

- **Scatter-Gather DMA (SGDMA)**—Descriptor-based DMA peripheral that can perform multiple operations before being serviced by CPU.

-  For more information, refer to the *Scatter-Gather DMA Controller Core* chapter in volume 5 of the *Quartus II Handbook*.

Accelerating Interrupt Service Routines

To increase the efficiency of your interrupt service routines, determine how you can speed up the tasks they perform. First analyze the current performance and identify the slowest parts of your interrupt dispatch and handler time, then determine whether you can accelerate any part of your interrupt handling.

Analyzing the Problem

The total amount of time consumed by an interrupt service routine is equal to the latency of the HAL interrupt dispatcher plus the interrupt handler running time. Use the following methods to profile your interrupt handling:

- **Interrupt dispatch time**—Calculate the interrupt handler entry time using the method found in design files that accompany the *Using Nios II Tightly Coupled Memory Tutorial* on the Altera literature pages. You can download the design files from the Nios II literature web page at www.altera.com/literature/lit-nio2.jsp.
- **Interrupt service routine time**—Use a timer to measure the time from the entry to the exit point of the service routine.

Accelerating the Interrupt Service Routine

The following techniques can increase interrupt handling efficiency when running your application:

- **General software performance enhancements**—Apply the general techniques for improving your application's performance to the ISR and ISR handler. Place the `.exception` code section in a faster memory region.
- **IRQ priority**—Set the interrupt priority of your hardware device to the lowest number available. The HAL ISR service routine uses a priority based system in which the lowest number interrupt has the highest priority.
- **Custom instruction and tightly coupled memories**—Decrease the amount of time spent by the interrupt handler by using the interrupt-vector custom instruction and tightly coupled memory regions.



For more information about how to improve the performance of the Nios II exception handler, refer to the *Exception Handling* chapter of the *Nios II Software Developer's Handbook*.

Reducing Code Size

Reducing the memory space required by your application image also enhances performance. This section describes how to measure and decrease your code footprint.

Analyzing the Problem

The easiest way to analyze your application's code footprint is to use the GNU Binary Utilities tool `nios2-elf-size`. This tool analyzes your compiled `.elf` binary file and reports the total size of your application, as well as the subtotals for the `.text`, `.data`, and `.bss` code sections. [Example 2-9](#) shows a `nios2-elf-size` command response.


Example 2-9. Example Use of nios2-elf-size Command

```
> nios2-elf-size -d application.elf
text data bss dec hex filename
203412 8288 4936 216636 34e3c application.elf
```

Reducing the Code Footprint

The following methods help you to reduce your code footprint:

- **Compiler options**—Setting the `-Os` flag for the GCC causes the compiler to apply size optimizations for code size reduction. Use the `hal.make.bsp_cflags_optimization` BSP setting to set this flag.
- **Reducing the HAL footprint**—Use the HAL system library configuration settings to reduce the size of the HAL system library component of your BSP library file. However, enabling the size-reduction settings for the HAL system library often impacts the flexibility and performance of the system. The configuration settings for size optimization are as follows:
 - `hal.max_file_descriptors` 4
 - `hal.enable_small_c_library` true
 - `hal.sys_clk_timer` none
 - `hal.timestamp_timer` none
 - `hal.enable_exit` false
 - `hal.enable_c_plus_plus` false
 - `hal.enable_lightweight_device_driver_api` true
 - `hal.enable_clean_exit` false
 - `hal.enable_sim_optimize` false
 - `hal.enable_reduced_device_drivers` true
 - `hal.make.bsp_cflags_optimization` `\ "-Os\ "`

 For more information about these settings, refer to the "Setting"s section of the *Nios II Software Build Tools Reference* chapter of the *Nios II Software Developer's Handbook*. For an example, refer to the BSP project **hal_reduced_footprint**, included in your Quartus II installation, in the hardware project directory of your Altera Nios development board type, in `software_examples/bsp/hal_reduced_footprint`.

- **Removing unused HAL device drivers**—Configure the HAL with support only for system peripherals your application uses.
 - By default, the HAL configuration mechanism includes device driver support for all system peripherals present. If you do not plan on accessing all of these peripherals using the HAL device drivers, you can elect to have them omitted during configuration of the HAL system library by using the `set_driver` command when you configure the BSP project.
 - The HAL can be configured to include various software modules, such as the NicheStack networking stack and the ZIPFS file system, whose presence increases the overall footprint of the application. However, the HAL does not enable these modules by default.

Linking Applications

This section discusses how the Nios II software development tools create a default linker script, what this script does, and how to override its default behavior. The section also includes instructions to control some common linker behavior, and descriptions of the circumstances in which you may need them.

This section contains the following subsections:

- [“Background”](#)
- [“Linker Sections and Application Configuration”](#)
- [“HAL Linking Behavior” on page 2-40](#)

Background

The `create-this-bsp` script and the underlying `nios2-bsp` script are responsible for creating two linker-related files for your project, `linker.x` and `linker.h`. `linker.x` is the linker command file that the generated application's makefile uses to create the `.elf` binary file. All linker setting modifications you make to the HAL BSP project affect the contents of these two files.

Linker Sections and Application Configuration

Every Nios II application contains `.text`, `.rodata`, `.rwdata`, `.bss`, `.heap`, and `.stack` sections. Additional user sections can be added to the `.elf` file to hold user code and data.

These sections are placed in named memory regions, defined to correspond with physical memory devices and addresses. By default, these sections are automatically generated by the HAL. However, you can control them for a particular application.

HAL Linking Behavior

This section describes the default linking behavior of the BSP generation tools and how to control the linking explicitly.

Default BSP Linking

During BSP configuration, the tools perform the following steps automatically:

1. **Assign memory region names**—Assign a name to each system memory device, and add each name to the linker file as a memory region.
2. **Find largest memory**—Identify the largest read-and-write memory region in the linker file.
3. **Assign sections**—Place the default sections (`.text`, `.rodata`, `.rdata`, `.bss`, `.heap`, and `.stack`) in the memory region identified in the previous step.
4. **Write files**—Write the `linker.x` and `linker.h` files.

Usually, this section allocation scheme works during the software development process, because the application is guaranteed to function if the memory is large enough.



The rules for the HAL default linking behavior are contained in the Altera-generated Tcl scripts `bsp-set-defaults.tcl` and `bsp-linker-utils.tcl` found in the `sdk2/bin` directory. These scripts are called by the `nios2-bsp-create-settings` configuration application. Do not modify these scripts directly.

User-Controlled BSP Linking

You can control the default linking behavior of the BSP tools by calling certain Tcl functions during BSP configuration. You can incorporate these functions in a Tcl script called by the `nios2-bsp-create-settings` or `nios2-bsp` command, or pass them to one of these commands as an argument. You should not modify the Altera-generated scripts, but you can write scripts that override their behavior. The following two commands are useful for manipulating linker sections:

- `add_memory_region`—Maps a memory region name to a physical memory device
- `add_section_mapping`—Maps a section name to a memory region



For more information about the linker-related BSP configuration commands, refer to the *Nios II Software Built Tools Reference* chapter of the *Nios II Software Developer's Handbook*.

You can override the default linking behavior of the BSP configuration tools by creating a Tcl script and passing it to the `nios2-bsp` tool as an argument. [Example 2-10](#) shows a Tcl configuration script `mem_link.tcl` that is called with the following command:

```
nios2-bsp HAL . ../system.sopc --script mem_link.tcl ←
```

Example 2-10. Example Tcl (mem_link.tcl) File for Configuring Memory Linking and Boot Loading

```
# The names used below are created by the BSP generation tools
# We are just assigning some variables for convenience
set text_region_name ext_flash
set data_region_name ddr_sdram_0
# Add our own memory region
add_memory_region onchip_ram0 onchip_ram0 0 0x100000
# Set up our linker sections
add_section_mapping .text $text_region_name
add_section_mapping .rodata $data_region_name
add_section_mapping .rwddata $data_region_name
add_section_mapping .bss $data_region_name
add_section_mapping .heap $data_region_name
add_section_mapping .stack $data_region_name
add_section_mapping .myown onchip_ram0
# Configure the boot loader facilities
set_setting hal.linker.allow_code_at_reset 1
set_setting hal.linker.enable_alt_load 1
set_setting hal.linker.enable_alt_load_copy_rwddata 1
set_setting hal.linker.enable_alt_load_copy_rodata 1
set_setting hal.linker.enable_alt_load_copy_exceptions 1
```

To create the script in [Example 2-10](#), you must know the default names of the memory regions created by the HAL BSP generator. The script also uses a non-default memory region called **onchip_ram0** that you must create in SOPC Builder. The `add_section_mapping` commands locate the default sections and map your own section, called `.myown`, to your custom region called `onchip_ram0`. The `hal.linker` commands in the script are explained in “[Application Boot Loading and Programming System Memory](#)”.

The **nios2-bsp** script automatically creates memory region names for all memory components discovered in system hardware. The names of these memory regions are the names assigned in SOPC Builder. After the initial **settings.bsp** file is generated, you can run the following two commands to discover the default memory regions and section mappings:

- Discover the names, base addresses, and spans of all the memory regions in your system by running the following command:

```
nios2-bsp-query-settings --settings settings.bsp --cmd puts \
[get_current_memory_regions] ←
```

- Discover the section mappings by running the following command:

```
nios2-bsp-query-settings --settings settings.bsp --cmd puts \
[get_current_section_mappings] ←
```

Application Boot Loading and Programming System Memory

Most Nios II systems require some method to configure the hardware and software images in system memory before the processor can begin executing your application program. This section describes various possible memory topologies for your system (both volatile and non-volatile), their use, their requirements, and their configuration. The Nios II software application requires a boot loader application to configure the system memory if the system software is stored in flash memory, but is configured to

run from volatile memory. If the Nios II processor is running from flash memory—the `.text` section is in flash memory—a copy routine, rather than a boot loader, loads the other program sections to volatile memory. In some cases, such as when your system application occupies internal FPGA memory, or is pre-loaded into external memory by another CPU, no configuration of the system memory is required.

This section contains the following subsections:

- “Default BSP Boot Loading Configuration”
- “Boot Configuration Options” on page 2-43
- “Generating and Programming System Memory Images” on page 2-47

Default BSP Boot Loading Configuration

The `nios2-bsp` script determines whether the system requires a boot loader and whether to enable the copying of the default sections.

By default, the `nios2-bsp` script makes these decisions using the following rules:

- **Boot loader**—The `nios2-bsp` script assumes that a boot loader is being used if the following conditions are met:
 - The Nios II processor's reset address is not in the `.text` section.
 - The Nios II processor's reset address is in flash memory.
- **Copying default sections**—The `nios2-bsp` script enables the copying of the default volatile sections if the Nios II processor's reset address is set to an address in the `.text` section.

If the default boot loader behavior is appropriate for your system, you do not need to intervene in the boot loading process.

Boot Configuration Options



You can modify the default `nios2-bsp` script behavior for application loading by using the following settings:

- `hal.linker.allow_code_at_reset`
- `hal.linker.enable_alt_load`
- `hal.linker.enable_alt_load_copy_rwdata`
- `hal.linker.enable_alt_load_copy_exceptions`
- `hal.linker.enable_alt_load_copy_rodata`

If you enable these settings, you can override the BSP's default behavior for boot loading. Altera recommends that you list the settings in a Tcl script that you pass to the BSP generation tools. [Example 2-10](#) on [page 2-42](#) shows such a script.




These settings are created in the `settings.bsp` configuration file whether or not you override the default BSP generation behavior. However, you may override their default values.

-  For more information about BSP configuration settings, refer to the "Settings" section in the *Nios II Software Build Tools Reference* chapter of the *Nios II Software Developer's Handbook*.
-  For more information about boot loading options and for advanced boot loader examples, refer to *AN458: Alternative Nios II Boot Methods*.

Booting and Running From Flash Memory

If your program is loaded in and runs from flash memory, the application's `.text` section is not copied. However, during C run-time initialization—execution of the `crt0` code block—some of the other code sections may be copied to volatile memory in preparation for running the application.


For more information about the behavior of the `crt0` code, refer to “[crt0 Initialization](#)” on page 2-18.

-  Altera recommends that you avoid this configuration during the normal development cycle because downloading the compiled application requires reprogramming the flash memory. In addition, software breakpoint capabilities are not available through the debugger when using this configuration.

Prepare for BSP configuration by performing the following steps to configure your application to boot and run from flash memory:

1. **Nios II processor reset address**—Ensure that the Nios II processor's reset address is in flash memory. Configure the reset address and flash memory addresses in SOPC Builder.
2. **Text section linker setting**—Ensure that the `.text` section maps to the flash memory address region (for example, with the command `add_section_mapping .text ext_flash`) in the Tcl settings file.
3. **Other sections linker setting**—Ensure that all of the other sections, with the possible exception of the `.rodata` section, are mapped to volatile memory regions. The `.rodata` section can map to a flash-memory region.
4. **HAL C run-time configuration settings**—Use the following HAL C run-time configuration settings:
 - `hal.linker.allow_code_at_reset 1`
 - `hal.linker.enable_alt_load 1`
 - `hal.linker.enable_alt_load_copy_rwdata 1`
 - `hal.linker.enable_alt_load_copy_exceptions 1`
 - `hal.linker.enable_alt_load_copy_rodata 1`

If your application contains custom, user-defined memory sections, you must manually load the custom sections. Use the `alt_load_section()` HAL library function to ensure that these sections are loaded before your program runs.

-  The HAL system library disables the flash memory service to prevent accidental override of the application image.

Booting From Flash Memory and Running From Volatile Memory

If your application image is stored in flash memory, but executes from volatile memory with assistance from a boot loader program, prepare for BSP configuration by performing the following steps:

1. **Nios II processor reset address**—Ensure that the Nios II processor's reset address is an address in flash memory. Configure this option using SOPC Builder.
2. **Text section linker setting**—Ensure that the `.text` section maps to a volatile region of system memory, and not to the flash memory.
3. **Other sections linker setting**—Ensure that all of the other sections, with the possible exception of the `.rodata` section, are mapped to volatile memory regions. The `.rodata` section can map to a flash-memory region.
4. **HAL C run-time configuration settings**—Use the following HAL C run-time configuration settings:
 - `hal.linker.allow_code_at_reset` 0
 - `hal.linker.enable_alt_load` 0
 - `hal.linker.enable_alt_load_copy_rwdata` 0
 - `hal.linker.enable_alt_load_copy_exceptions` 0
 - `hal.linker.enable_alt_load_copy_rodata` 0

Booting and Running From Volatile Memory

This configuration is use in cases where the Nios II processor's memory is loaded externally by another processor or interconnect switch fabric master port. In this case, prepare for BSP configuration by performing the same steps as in “[Booting From Flash Memory and Running From Volatile Memory](#)”, except that the Nios II processor reset address should be changed to the memory that holds the code that the processor executes initially. Prepare for BSP configuration by performing the following steps:

1. **Nios II processor reset address**—Ensure that the Nios II processor's reset address is in volatile memory. Configure this option using SOPC Builder.
2. **Text section linker setting**—Ensure that the `.text` section maps to the reset address memory.
3. **Other sections linker setting**—Ensure that all of the other sections, including the `.rodata` section, also map to the reset address memory.
4. **HAL C run-time configuration settings**—Use the following HAL C run-time configuration settings:
 - `hal.linker.allow_code_at_reset` 1
 - `hal.linker.enable_alt_load` 0
 - `hal.linker.enable_alt_load_copy_rwdata` 0
 - `hal.linker.enable_alt_load_copy_exceptions` 0
 - `hal.linker.enable_alt_load_copy_rodata` 0

This type of boot loading and sequencing requires additional supporting hardware modifications, which are beyond the scope of this chapter.

Booting From Altera EPCS Memory and Running From Volatile Memory

This configuration is a special case of the configuration described in “[Booting From Flash Memory and Running From Volatile Memory](#)” on page 2–45. However, in this configuration, the processor does not perform the initial boot loading operation. The EPCS flash memory stores the FPGA hardware image and the application image. During system power up, the FPGA configures itself from EPCS memory. Then the Nios II processor resets control to a small FPGA memory resource in the EPCS memory controller, and executes a small boot loader application that copies the application from EPCS memory to the application’s run-time location.



To make this configuration work, you must instantiate the EPCS device controller core in your system hardware. Add the component using SOPC Builder.

Prepare for BSP configuration by performing the following steps:

1. **Nios II processor reset address**—Ensure that the Nios II processor's reset address is in the EPCS memory controller. Configure this option using SOPC Builder.
2. **Text section linker setting**—Ensure that the `.text` section maps to a volatile region of system memory.
3. **Other sections linker setting**—Ensure that all of the other sections, including the `.rodata` section, map to volatile memory.
4. **HAL C run-time configuration settings**—Use the following HAL C run-time configuration settings:
 - `hal.linker.allow_code_at_reset 0`
 - `hal.linker.enable_alt_load 0`
 - `hal.linker.enable_alt_load_copy_rwdata 0`
 - `hal.linker.enable_alt_load_copy_exceptions 0`
 - `hal.linker.enable_alt_load_copy_rodata 0`


Booting and Running From FPGA Memory

In this configuration, the program is loaded in and runs from internal FPGA memory resources. The FPGA memory resources are automatically configured when the FPGA device is configured, so no additional boot loading operations are required.

Prepare for BSP configuration by performing the following steps:

1. **Nios II processor reset address**—Ensure that the Nios II processor's reset address is in the FPGA internal memory. Configure this option using SOPC Builder.
2. **Text section linker setting**—Ensure that the `.text` section maps to the internal FPGA memory.
3. **Other sections linker setting**—Ensure that all of the other sections map to the internal FPGA memory.

4. **HAL C run-time configuration settings**—Use the following HAL C run-time configuration settings:
 - `hal.linker.allow_code_at_reset` 1
 - `hal.linker.enable_alt_load` 0
 - `hal.linker.enable_alt_load_copy_rwdata` 0
 - `hal.linker.enable_alt_load_copy_exceptions` 0
 - `hal.linker.enable_alt_load_copy_rodata` 0

 This configuration requires that you generate FPGA memory HEX files for compilation to the FPGA image. This step is described in the following section.

Generating and Programming System Memory Images

After you configure your linker settings and boot loader configuration and build the application image `.elf` file, you must create a memory programming file. The flow for creating the memory programming file depends on your choice of FPGA, flash, or EPCS memory.

The easiest way to generate the memory files for your system is to use the application-generated makefile targets. The available `mem_init.mk` targets are listed in the "Creating Memory Initialization Files" section in the *Using the Nios II Software Build Tools* chapter of the *Nios II Software Developer's Handbook*. You can also perform the same process manually, as shown in the following sections.

Generating memory programming files is not necessary if you want to download and run the application on the target system, for example, during the development and debug cycle.

Programming FPGA Memory

If your software application is designed to run from an internal FPGA memory resource, you must convert the application image `.elf` file to one or more HEX memory files. The Quartus II software compiles these HEX memory files to an FPGA image (`.sof`). When this image is loaded in the FPGA it initializes the internal memory blocks.

To create a HEX memory file from your `.elf` file, type the following command:

```
elf2mem --infile=<myapp>.elf --ptf=<system>.ptf ←
```

This command creates one or more HEX memory files from application image `<myapp>.elf`, based on the SOPC Builder hardware description file `<system>.ptf`.

Compile the HEX memory files to an FPGA image using the Quartus II software. Initializing FPGA memory resources requires some knowledge of SOPC Builder and the Quartus II software.

Configuring and Programming Flash Memory

After you configure and build your BSP project and your application image `.elf` file, you must generate a flash programming file. The `nios2-flash-programmer` tool uses this file to configure the flash memory device through a programming cable, such as the USB-Blaster cable.

Creating a Flash Image File

If a boot loader application is required in your system, then you must first create a flash image file for your system. This section shows some standard commands to create a flash image file. The section does not address the case of programming and configuring the FPGA image from flash memory.

The following standard commands create a flash image file for your flash memory device:

- **Boot loader required and EPCS flash device used**—To create an EPCS flash device image, type the following command:

```
elf2flash --epcs --after=<standard>.flash --input=<myapp>.elf \
--output=<myapp>.flash ←
```

This command converts the application image in the file *<myapp>.elf* to a flash record format, and creates the new file *<myapp>.flash* that contains the new flash record appended to the FPGA hardware image in *<standard>.flash*.

- **Boot loader required and CFI flash memory used**—To create a CFI flash memory image, type the following command:

```
elf2flash --base=0x0 --reset=0x0 --end=0x1000000 \
--boot=<boot_loader_cfi>.srec \
--input=<myapp>.elf --output=<myapp>.flash ←
```

This command converts the application image in the file *<myapp>.elf* to a flash record format, and creates the new file *<myapp>.flash* that contains the new flash record appended to the CFI boot loader in *<boot_loader_cfi>.srec*. The flash record is to be downloaded to the reset address of the Nios II processor, 0x0, and the base address of the flash device is 0x0. If you use the Altera-supplied boot loader, your user-created program sections are also loaded from the flash memory to their run-time locations.

- **No boot loader required and CFI flash memory used**—To create a CFI flash memory image, if no boot loader is required, type the following command:

```
elf2flash --base=0x0 --reset=0x0 --end=0x1000000 \
--input=<myapp>.elf --output=<myapp>.flash ←
```

This command and its effect are almost identical to those of the command to create a CFI flash memory image if a boot loader is required. In this case, no boot loader is required, and therefore the `--boot` command-line option is not present.

The Nios II EDS includes two precompiled boot loaders for your use, one for CFI flash devices and another for EPCS flash devices. The source code for these boot loaders can be found in the *<nios2eds dir>/components/altera_nios2/boot_loader_sources/* directory.

Programming Flash Memory

The easiest way to program your system flash memory is to use the application-generated makefile target called **program-flash**. This target automatically downloads the flash image file to your development board through a JTAG download cable. You can also perform this process manually, using the **nios2-flash-programmer** utility. This utility takes a flash file and some command line arguments, and programs your system's flash memory. The following command-line examples illustrate use of the **nios2-flash-programmer** utility to program your system flash memory:

- **Programming CFI Flash Memory**—To program CFI flash memory with your flash image file, type the following command:

```
nios2-flash-programmer --base=0x0 <myapp>.flash ←
```

This command programs a flash memory located at base address 0x0 with a flash image file called <myapp>.flash.

- **Programming EPCS Flash Memory**—To program EPCS flash memory with your flash image file, type the following command:

```
nios2-flash-programmer --epcs --base=0x0 <myapp>.flash ←
```

This command programs an EPCS flash memory located at base address 0x0 with a flash image file called <myapp>.flash.

The **nios2-flash-programmer** utility requires that your FPGA has already been configured with your system hardware image. You must download your .sof file with the **nios2-configure-sof** command before running the **nios2-flash-programmer** utility.



For more information about how to configure, program, and manage your flash memory devices, refer to the *Nios II Flash Programmer User Guide*.

Conclusion

Altera recommends that you use the Nios II software build tools flow for hardware designs that contain a Nios II processor. This chapter provides information about the Nios II software build tools flow that complements the *Nios II Software Developer's Handbook*. It discusses recommended design practices and implementation information, and provides pointers to related topics for more in-depth information.

Referenced Documents

This chapter references the following documents:

- *AN391: Profiling Nios II Systems*
- *AN458: Alternative Nios II Boot Methods*
- *AN459: Guidelines for Developing a Nios II HAL Device Driver*
- *Cache and Tightly-Coupled Memory* chapter of the *Nios II Software Developer's Handbook*
- *Debugging Nios II Designs* chapter of the *Embedded Design Handbook*
- *Developing Device Drivers for the Hardware Abstraction Layer* chapter of the *Nios II Software Developer's Handbook*
- *Developing Programs Using the Hardware Abstraction Layer* chapter of the *Nios II Software Developer's Handbook*
- *DMA Controller Core* chapter in volume 5 of the *Quartus II Handbook*
- *Ethernet and the TCP/IP Networking Stack - Nios II Edition* chapter of the *Nios II Software Developer's Handbook*
- *Exception Handling* chapter of the *Nios II Software Developer's Handbook*

- *HAL API Reference* appendix of the *Nios II Software Developer's Handbook*
- *Hardware Acceleration and Coprocessing* chapter of the *Embedded Design Handbook*
- *Instantiating the Nios II Processor in SOPC Builder* chapter of the *Nios II Processor Reference Handbook*
- *Introduction to the Nios II Software Build Tools* chapter of the *Nios II Software Developer's Handbook*
- *Nios II C2H Compiler User Guide*
- *Nios II Flash Programmer User Guide*
- *Nios II Hardware Development Tutorial*
- *Nios II Integrated Development Environment* chapter of the *Nios II Software Developer's Handbook*
- *Nios II Software Build Tools Reference* chapter of the *Nios II Software Developer's Handbook*
- *Nios II Software Developer's Handbook*
- *Optimizing Nios II C2H Compiler Results* chapter of the *Embedded Design Handbook*
- *Read-Only Zip File System* chapter of the *Nios II Software Developer's Handbook*
- *Scatter-Gather DMA Controller Core* chapter in volume 5 of the *Quartus II Handbook*
- *System ID Core* chapter in volume 5 of the *Quartus II Handbook*
- *Using Nios II Floating-Point Custom Instructions*
- *Using Nios II Tightly Coupled Memory Tutorial*
- *Using the Software Build Tools* chapter of the *Nios II Software Developer's Handbook*

Document Revision History

Table 2-1 shows the revision history for this chapter.

Table 2-1. Document Revision History

Date and Document Version	Changes Made	Summary of Changes
June 2008 v1.1	Corrected Table of Contents	—
March 2008 v1.0	Initial release.	—