文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

FPGA       Stratix IV(E和GX)       Stratix III       Stratix II       Stratix       Stratix GX       Stratix II GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLD       MAX II       MAX 3000A       MAX 7000     ASIC       HardCopy III       HardCopy II       HardCopy     按最终市场       消费类       汽车    广播     配置       配置器件     成熟       成熟器件     设计软件    Quartus II       系统级软件       MAX+PLUS II     IP/嵌入式处理器    IP Megafunction       Nios II 处理器       Nios 处理器       SOPC Builder     按技术    技术     按类型       应用简介       应用文档       会议文献       数据手册       器件管脚列表       勘误表       功能说明       手册       技术摘要       用户指南       白皮书     一般文档资料       年度报告       小册子       用户通告       设计竞赛论文       Altera术语集       News & Views 新闻通讯       订购信息       宣传推广       可靠性报告       美国证管会文档       选型指南       Sparkle Sheet     订阅电邮新闻/电子通讯       立即订阅       管理您的订单       查看电子通讯存档       News & Views Ezine     文档资料更新       立即订阅       管理您的订单       查看最近更新       FAQ     RSS/XML News Feeds       立即订阅

主页 > 产品 > 资料 > Stratix IV(E和GX) > 资料：Cyclone II 器件 打印此页 订阅电邮新闻 资料：Cyclone II 器件 Cyclone® II 器件手册包含Cyclone II 系列数据手册，提供了如何使用Cyclone II 特性的详细信息。其他主题包括PCB布线指南、存储器、配置和设计考虑事项。如需阅读全部手册，请点击下面的Cyclone II 器件手册（所有章节）链接。 点击获取关于Cyclone II Pin-Outs更多信息。 Check the Knowledge Database for Known Issues with the Cyclone II Handbook. Cyclone II Device Handbook (All Sections) (6 MB) Section I. Cyclone II Device Family Data Sheet (2 MB) Chapter 1. Introduction (ver 3.2, Feb 2008, 168 KB) Chapter 2. Cyclone II Architecture (ver 3.1, Feb 2007, 628 KB) Chapter 3. Configuration & Testing (ver 2.2, Feb 2007, 141 KB) Chapter 4. Hot Socketing & Power-On Reset (ver 3.1, Feb 2007, 125 KB) Chapter 5. DC Characteristics and Timing Specifications (ver 4.0, Feb 2008, 1 MB) Chapter 6. Reference & Ordering Information (ver 1.4, Feb 2007, 85 KB) Section II. Clock Management (428 KB) Chapter 7. PLLs in Cyclone II Devices (ver 3.1, Feb 2007, 417 KB) Section III. Memory (633 KB) Chapter 8. Cyclone II Memory Blocks (ver 2.4, Feb 2008, 379 KB) Chapter 9. External Memory Interfaces (ver 3.1, Feb 2007, 333 KB) Section IV. I/O Standards (673 KB) Chapter 10. Selectable I/O Standards in Cyclone II Devices (ver 2.4, Feb 2008, 461 KB) Chapter 11. High-Speed Differential Interfaces in Cyclone II Devices (ver 2.2, Feb 2007, 281 KB) Readme File for x8 Mode & LVDS SERDES Reference Design for x8 Mode & LVDS SERDES Section V. Digital Signal Processing (DSP) (159 KB) Chapter 12. Embedded Multipliers in Cyclone II Devices (ver 1.2, Feb 2007, 152 KB) Section VI. Configuration & Testing (855 KB) Chapter 13. Configuring Cyclone II Devices (ver 3.1, Feb 2007, 678 KB) Chapter 14. IEEE 1149.1 (JTAG) Boundary Scan Testing for Cyclone II Devices (ver 2.1, Feb 2007, 258 KB) Section VII. PCB Layout Guidelines (1 MB) Chapter 15. Package Information for Cyclone II Devices (ver 2.3, Feb 2007, 1 MB) Related Documentation by Document Types Data Sheets Altera Device Package Information Data Sheet (ver 15.1, May 2008, 4 MB) Cyclone Series Device Thermal Resistance (ver 3.0, May 2008, 169 KB) User Guides DDR Timing Wizard User Guide (ver 3.0, Nov 2007, 2 MB) Cyclone II FPGA Starter Development Kit User Guide (ver 1.0.0, Mar 2007, 4 MB) Cyclone II PowerPlay Early Power Estimator User Guide (ver 1.1, May 2006, 1 MB) PCI Development Kit, Cyclone II Edition Getting Started User Guide (ver 1.0, May 2005, 555 KB) Manuals Cyclone II FPGA Starter Development Board Reference Manual (ver 1.0, Oct 2006, 7 MB) Cyclone II EP2C35 PCI Development Board Reference Manual (ver 1.0, May 2005, 525 KB) Application Notes AN 479: Design Guidelines for Implementing LVDS Interfaces in Cyclone Series Devices (ver 1.0, Jun 2008, 422 KB) AN 114: Designing with High-Density BGA Packages for Altera Devices (ver 5.1, Dec 2007, 574 KB) AN477: Designing RGMII Interface with FPGA and HardCopy Devices (ver 1.0, Nov 2007, 261 KB) AN 357: Error Detection & Recovery Using CRC in Altera FPGA Devices (ver 1.3, Feb 2007, 179 KB) AN 366: Understanding I/O Output Timing for Altera Devices (ver 1.0, Jul 2006, 311 KB) AN 361: Interfacing DDR & DDR2 SDRAM With Cyclone II Devices (ver 1.3, Jun 2006, 380 KB) AN 379: Active Serial Memory Interface Controller Reference Design (ver 1.0, Mar 2005, 191 KB)      Design Files ( 11 KB) AN 360: Updating Simulation Models for the POS-PHY Level 4 MegaCore Function (ver 1.1, Dec 2004, 63 KB) AN 306: Implementing Multipliers in FPGA Devices (ver 3.0, Jul 2004, 733 KB) White Papers Single-Resistor RSDS Solution for Cyclone II Devices (ver 1.0, Oct 2005, 180 KB) Input Signal Edge Rate Guidance (ver 1.0, Jun 2005, 63 KB) FPGAs for High-Performance DSP Applications (ver 1.1, May 2005, 119 KB) Brochures Cyclone Series Brochure (ver 2.0, Nov 2004, 695 KB) Selector Guides Altera Product Catalog 2007 (ver 4.1, Sep 2007, 3 MB) Cyclone FPGA Series Package & I/O Matrix (ver 1.0, Aug 2006, 50 KB) Errata Sheets Cyclone II FPGA Family Errata Sheet (ver 1.3, Mar 2006, 265 KB) DSP Development Kit, Cyclone II Edition Errata Sheet v1.0 (ver 1.0, Sep 2005, 65 KB) Technical Briefs TB 088: Extended Temperature Support for Cyclone II and MAX II Devices (ver 1.0, Jan 2007, 201 KB) Product Overview Altera in Portable Entertainment (ver 1.0, May 2007, 226 KB) Altera in portable entertainment (ver 2.0, Dec 2007, 196 KB) Industrial Ethernet solutions from Altera (ver 1.0, Mar 2007, 114 KB) Related Documentation by Solutions External Memory Interfaces DDR Timing Wizard User Guide (ver 3.0, Nov 2007, 2 MB) Power and Thermal Management Cyclone II PowerPlay Early Power Estimator (ver 8.0, May 2008, 1 MB)      PowerPlay Early Power Estimator User Guide for Cyclone II (10 bytes) I/O Interfaces, Protocols and Signal Integrity AN 479: Design Guidelines for Implementing LVDS Interfaces in Cyclone Series Devices (ver 1.0, Jun 2008, 422 KB) DSP Altera in Portable Entertainment (ver 1.0, May 2007, 226 KB) Design Guidelines AN477: Designing RGMII Interface with FPGA and HardCopy Devices (ver 1.0, Nov 2007, 261 KB) Development Kits Cyclone II FPGA Starter Development Board Reference Manual (ver 1.0, Oct 2006, 7 MB) End Applications Altera Enhanced COTS PLD Initiative (ver 1.0, Sep 2007, 138 KB) Altera in Portable Entertainment (ver 1.0, May 2007, 226 KB) Automotive-Grade Device Handbook (ver 1.0, Feb 2008, 844 KB) Altera in portable entertainment (ver 2.0, Dec 2007, 196 KB) Industrial Ethernet solutions from Altera (ver 1.0, Mar 2007, 114 KB) General Device Documentation Altera Product Catalog 2007 (ver 4.1, Sep 2007, 3 MB) 给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。