Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 CPLDs
      MAX II
      MAX 3000A
      MAX 7000
  
 FPGAs
      Cyclone III
      Cyclone II
      Cyclone
      Stratix III
      Stratix II
      Stratix
      Stratix II GX
      Stratix GX
      Arria GX
  
 Structured ASICs
      HardCopy
  
 By End Market
   End Market
  
 Configuration
      Configuration Devices
  
 Mature Products
      Product Listing
  
 Design Software
   Quartus II
      System-Level Software
      MAX+PLUS II
  
 IP/Embedded Processors
   IP Megafunctions
      Nios II Processor
      Nios Processor
  
 By Technology
   Technologies
  
 By Type
      Application Briefs
      Application Notes
      Conference Papers
      Data Sheets
      Device Pin-Outs
      Errata Sheets
      Functional Specifications
      Manuals
      Technical Briefs
      User Guides
      White Papers
  
 General Documentation
      Annual Reports
      Brochures
      Customer Notifications
      Design Contest Papers
      Glossary of Altera Terms
      Inserts and Advertorials
      Reliability Report
      SEC Filings
      Selector Guides
      Sparkle Sheets
  
 Email/E-Newsletter Sign Up
      Subscribe Now
      Manage Your Subscriptions
      View E-Newsletter Archives
      News & Views Ezine
  
 Literature Update Sign Up
      Subscribe Now
      Manage Your Subscriptions
      View Recent Updates
      FAQ
  
 RSS/XML News Feeds
      Subscribe Now
  

Report Combined Fast/Slow Timing

  Design Tips
Condensing Avalon PIOs to Achieve Timing

Enabling Clock Latency

Report Combined Fast/Slow Timing

Speed Optimization Technique for Clock Domains

by Minh Mac, Senior Applications Engineer, Altera Corporation

Q1 2006 Issue

To direct the Quartus® II Timing Analyzer to run and report timing results using both the fast timing model (best-case) and slow timing model (worst-case), turn on Report Combined Fast/Slow Timing in the More Timing Settings dialog box. The results of each analysis are reported in the Fast Timing and Slow Timing folders of the Timing Analyzer report.

To access this option in the graphical user interface, from the Assignments menu, choose Settings. On the Timing Requirements & Options page of the Settings dialog box, click More Settings. You can apply the option using a tool command language (Tcl) command with the global assignment DO_COMBINED_ANALYSIS.

  Please Give Us Feedback
  Sign Up for E-mail Updates