

To ensure that you receive future issues of Inside Edge, please add announcements@altera.com to your address book.



**Inside Edge**  
Altera's Monthly e-Newsletter

Welcome to the March 2006 issue of the *Inside Edge*. This monthly e-Newsletter gives you the latest news about Altera's products and solutions.

## Monthly Spotlight

### [See New Altera Embedded Technologies at ESC 2006 - San Jose, CA](#)

Think Embedded? Think FPGA. Think Altera. When it comes to embedded, Altera® solutions are an ideal choice to bring your next design to market. Visit booth 1228 at the Embedded Systems Conference April 3 - 7, where Altera and its partners will be showcasing several solutions to meet your needs.

## FPGAs, CPLDs & Structured ASICs

### [Stratix II GX is Here! View the Eye Diagram and Rollout Schedule](#)

First samples of the EP2SGX90 FPGAs will start shipping to lead customers by the end of March, with general availability following in April. In addition the [characterization report](#) for the Stratix II GX transceiver test chip is now available, highlighting stellar signal integrity performance to 6.375 Gbps.

### [Design RoHS Compliant Systems Using Altera FPGAs and CPLDs](#)

As a leading supplier of environmentally friendly programmable logic solutions, Altera has shipped over 25 million RoHS compliant products since 2002. Ease your RoHS transition by replacing legacy products which are not available in RoHS compliant packages with Altera's lead-free products.

### [Now Shipping--Stratix II EP2S90 FPGAs in F780 and H484 Packages](#)

The Stratix® II EP2S90, with 90K logic elements and 4.3 Mbits memory, is now shipping in the F780 (29 mm x 29 mm) and H484 (27 mm x 27 mm) packages. These devices allow you to prototype and verify your design before migrating to the HC210 and HC230 HardCopy® II structured ASICs.

[Back to top ▲](#)

## Software, Intellectual Property & Development Kits

### [Your Low-Cost PCI Express Solution Has Arrived From Altera & TI](#)

Start your PCI Express designs now with this complete, easy-to-use, and robust solution. It includes Texas Instrument's low-cost PCI Express x1 PHY,

March 2006

## In This Issue:

[FPGAs, CPLDs & Structured ASICs](#)

[Software, Intellectual Property & Development Kits](#)

[Technology & End Markets](#)

[Events, Training & Net Seminars](#)

[Support & Literature](#)

[Altera in the News](#)

[Subscribe to Inside Edge](#)



Altera's industry-leading, low-cost Cyclone™ II FPGA, and MegaCore® function implementing high-level PCIe protocol functions.

[Back to top ▲](#)

## Technology & End Markets

### [Altera Enables Siemens to Address the Dynamic WiMAX Market](#)

Siemens selected Stratix II FPGAs and Nios® II embedded processors to implement critical functionality in their new WayMAX base station. Find out why Altera was the best choice for Siemens' market-leading WiMAX solution.

[Back to top ▲](#)

## Events, Training & Net Seminars

### [View Now: Embedded Systems Development Net Seminar Series](#) Free

View this three-part net seminar series to find out how Altera's tools, FPGA devices, and the Nios II processor are being used to create lower cost embedded solutions with higher performance, more features and shorter development times.

[Back to top ▲](#)

## Support & Literature

### [Tech Tip: Learn How to Reduce Your Design Compilation Time](#)

Incremental compilation improves productivity by dramatically reducing design compilation times and preserving results to reach timing closure more easily. Download the newly revised chapter of the Quartus® II Handbook to learn about top-down and bottom-up team-based incremental compilation.

### [Tech Tip: See How Altera Seamlessly Supports PCB Design Tools](#)

Are you looking for an easy way to transfer your FPGA I/O assignments to PCB design tools from Cadence and Mentor Graphics? The Quartus II software fully supports this type of flow, no spreadsheets required! Learn more from the two new PCB design tools chapters in the Quartus II Handbook.

### [Tech Tip: Discover How Quartus II Design Tips Give You an Edge](#)

Find the solution in Quartus II design tips! Topics include: Condensing Avalon® PIOs to achieve timing; enabling clock latency; reporting fast/slow timing; and setting the speed optimization for clock domains.



[Back to top ▲](#)

## Altera in the News

### [Altera's Solutions are Winners and Nominees for Industry Awards, Programmable Logic DesignLine](#)

These awards and nominations reflect Altera's success in providing programmable solutions that were built based on valuable feedback from its customers that in turn drive their innovation and productivity.

[Back to top ▲](#)

---

[Subscribe](#) to additional Altera e-mail updates and e-Newsletters, or view/edit all of your Altera e-mail subscriptions. Other Altera email communications include:

- Product Announcements & Updates
- Embedded e-Newsletter
- Code:DSP e-Newsletter
- Net Seminar e-Newsletter

Copyright© 1995-2006 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA