

October 2007: Altera's monthly Webcast newsletter provides schedules and descriptions of upcoming and recently broadcast Altera® online seminars.



View Now

[Learn How FPGAs Interface with DDR3 SDRAM](#) **Free**

Duration: 25 minutes

View Now, On Demand!

In only two years, it's expected that implementing DDR2 will be more expensive than implementing DDR3. If you're starting system designs today that will be in production in 2009 or later, you should consider DDR3 for its cost and power advantages. View this net seminar to understand how DDR3 works and what's required in an FPGA to effectively implement DDR3.

[Back to Top](#)



View Now

[Meet Your FPGA Design Requirements with Maximum Productivity](#) **Free**

Duration: 35 minutes

View Now, On Demand!

Do you spend too much time trying to close timing and meet power budgets? You might need an FPGA with a CAD tool that automatically utilizes every feature available in the FPGA. View this net seminar to find out how Stratix® III FPGAs and Quartus® II software, when compared to the Virtex-5 and ISE CAD tool, provide:

- A 25% performance boost (a two speed grade advantage) with no degradation in performance as Stratix III FPGAs fill up
- 50% faster compile times with 1/2 the peak memory
- A risk-free path to structured ASICs—HardCopy® devices

[Back to Top](#)

"I have been using Altera devices for the last 10+ years and I have always felt the company makes very good products. I think the [webcasts](#) are an excellent way for Altera to share information on new products, tools, and IP capabilities. They provide a vehicle for staying current on the latest technology and are convenient since I can view them when my schedule allows.

– Fred Gomes,
Waters Corporation





[Signal & Power Integrity Design Techniques for SSN](#)

Free

Duration: 40 minutes

[View Now, On Demand!](#)

With today's stringent requirements for high-speed memory and serial interfaces, designers are looking for the best techniques for dealing with simultaneous switching noise (SSN). Meeting performance goals for near- and far-end SSN, as well as power supply quality, are key to a design's success.

This webcast teaches signal integrity design techniques to mitigate SSN, including how to maintain power integrity. You'll learn about measurement criteria, measured results, and data on design prototypes and simulation predictions.

[Back to Top](#)



[5 Tips for Using CPLDs to Quickly Create Portable](#)

[Applications](#) Free

Duration: 20 minutes

[View Now, On Demand!](#)

See how designers of portable applications are using CPLDs to quickly create highly competitive, cutting-edge products. View this net seminar to learn 5 tips on how you can use Altera's CPLDs to accelerate your next portable application design process as well.

[Back to Top](#)



[Addressing Size, Weight, and Power Constraints in](#)

[Military and Aerospace Applications](#) Free

Duration: 25 minutes

[View Now, On Demand!](#)

The military community is transforming the battlefield of the 21st century. From satellite to soldier, reducing system size, weight, and power (SWaP) are critical. Whether in manned (ships, aircraft, and vehicles) or unmanned (radar, missiles, sensors, air, and ground vehicles) equipment, reducing SWaP constraints is paramount to building deployable platforms and to adding functionality and increasing performance in existing chassis.

[Back to Top](#)



As a subscriber to the Net Seminar e-newsletter, you will receive a monthly email newsletter. Altera respects your privacy. If you no longer wish to receive this e-newsletter, simply [unsubscribe](#).

[Subscribe](#) to additional Altera email updates and e-Newsletters, or view/edit all of your Altera email subscriptions. Other Altera email communications include:

- Product Announcements & Updates
- Inside Edge e-newsletter
- Embedded e-newsletter
- Code:DSP e-newsletter

Copyright© 1995-2007 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA