Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 高端 FPGA
      关于Stratix系列
   Stratix IV (E和GX)
   Stratix III (L和E)
   Stratix II (和GX)
   Stratix (和GX)
  
 中端FPGA
   Arria (GX)
  
 低成本FPGA
   Cyclone III
   Cyclone II
   Cyclone
  
 CPLD
   MAX II (和G, Z)
       简介
          应用
          设计资源
          文档资料
          开始设计
   MAX 3000A
  
 ASIC
      关于Hardcopy系列
   HardCopy IV (E和GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 特殊市场供货
   无铅
      扩展温度标准
      工业温度
      军事温度
      汽车温度
  
 配置器件
   增强型配置器件
   串行配置器件
  
 成熟器件
      产品列表
  

Parallel Flash Loader for MAX II CPLDs

Overview End Markets & Applications Design Resources Literature Getting Started

MAX® II CPLDs feature a parallel flash loader, which simplifies board management by allowing JTAG command implementation via the MAX II CPLD. Using this feature, you can configure non-JTAG-compliant devices (such as standard flash memory devices) on your board. Figure 1 illustrates how to use a MAX II CPLD to program non-JTAG-compliant flash devices.

Figure 1. Using the Parallel Flash Loader to Program Non-JTAG-Compliant Discrete Flash 

Figure 1. Using the Parallel Flash Loader to Program Non-JTAG-Compliant Discrete Flash

The JTAG state machine is implemented in the hard logic of the device, and only the Parallel Flash Loader megafunction and user logic is implemented in programmable logic (see Figure 2). This implementation allows use of the JTAG state machine during normal operation of the MAX II CPLD, not just during device programming or testing.

Figure 2. Parallel Flash Loader Implementation in MAX II CPLDs

Figure 2. Parallel Flash Loader Implementation in MAX II Devices

Programming Standard Flash Memory Devices

Standard flash memory devices do not have JTAG scan connections for in-system programming. Normally, flash devices are programmed using the serial JTAG boundary scan chain of the device to which they are connected. This implementation is inefficient because the programming instructions must be shifted through each I/O pin of the JTAG device one bit at a time until they reach the I/O pins connected to the flash device.

The Parallel Flash Loader megafunction and application note (AN 386: Using the MAX II Parallel Flash Loader with the Quartus® II Software (PDF)) provide a simple and efficient way to program flash devices through the MAX II device's JTAG interface. Using these tools, a special I/O scan chain can be defined to program and verify the flash device using custom commands. This implementation uses the JTAG state machine to access the MAX II device’s programmable logic to implement the flash memory driver and address decoder functions. The programming instruction is loaded directly into the flash device through the connecting I/O pins.

The Parallel Flash Loader megafunction is supported in Quartus II software starting with version 5.0.

 
MAX II Device Handbook

   
注册索取最新邮件通知

  请填写反馈意见
  注册索取最新邮件通知