Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 高端 FPGA
      关于Stratix系列
   Stratix IV (E和GX)
   Stratix III (L和E)
   Stratix II (和GX)
       Stratix II
       Stratix II GX
               简介
               设计工具
               特性
               文档资料
   Stratix (和GX)
  
 中端FPGA
   Arria (GX)
  
 低成本FPGA
   Cyclone III
   Cyclone II
   Cyclone
  
 CPLD
   MAX II (和G, Z)
   MAX 3000A
  
 ASIC
      关于Hardcopy系列
   HardCopy IV (E和GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 特殊市场供货
   无铅
      扩展温度标准
      工业温度
      军事温度
      汽车温度
  
 配置器件
   增强型配置器件
   串行配置器件
  
 成熟器件
      产品列表
  

Power Distribution Network Design Tool

The easy-to-use power distribution network (PDN) design tool is a graphical tool used with Stratix® II GX FPGAs to optimize the board-level PDN. The purpose of the board-level PDN is to distribute power and return currents from the voltage regulating module (VRM) to the FPGA power supplies, and support optimal transceiver signal integrity and FPGA performance. Figure 1 shows the different components of the PDN.

Figure 1. Model of the Power Distribution Network

Figure 1. Model of the Power Distribution Network
View Full Size

For each power supply, PDN designers have to choose a network of bulk and ceramic decoupling capacitors. While SPICE simulation could be used to simulate the circuit, the PDN design tool provides a fast, accurate and interactive way to determine the right number of decoupling capacitors for optimal cost and performance trade-offs. By determining the optimal set of decoupling capacitors for a given design, board space can be saved and board layout is made easier.

You select the number and values of the capacitors in the spreadsheet (see Figure 2) and the tool calculates the composite impedance of the PDN along with the impedance characteristics of the VRM, the decoupling capacitors and their mounting inductance, the printed circuit board, and the FPGA with on-package and on-chip capacitors.

Figure 2.Spreadsheet Entry for PDN Optimization

Figure 2. Spreadsheet Entry for PDN Optimization
View Full Size

Optimal performance is achieved if the composite impedance meets the target impedance (see Figure 3). The target impedance is derived from FPGA power requirements. Altera's Quartus® II development software PowerPlay power analysis technology allows you to accurately analyze the FPGA's power consumption for each power rail.

Figure 3. Impedance Results after PDN Optimization

Figure 3. Impedance Results after PDN Optimization
View Full Size

The PDN design and optimization process is described in detail in the Power Distribution Network technical brief of Altera's High-Speed Board Design Advisor. The advisor provides tested and proven guidelines and the best design practices for key aspects of your high-speed board design,

Design with confidence using Altera’s tools and board design guidelines and get your design right the first time with the right performance and cost trade-offs.

Contact your Altera® sales representative for a copy of the PDN tool.

  请填写反馈意见
  注册索取最新邮件通知