Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 高端 FPGA
      关于Stratix系列
   Stratix IV (E和GX)
   Stratix III (L和E)
   Stratix II (和GX)
   Stratix (和GX)
       Stratix
               简介
               设计工具
               特性
               文档资料
       Stratix GX
  
 中端FPGA
   Arria (GX)
  
 低成本FPGA
   Cyclone III
   Cyclone II
   Cyclone
  
 CPLD
   MAX II (和G, Z)
   MAX 3000A
  
 ASIC
      关于Hardcopy系列
   HardCopy IV (E和GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 特殊市场供货
   无铅
      扩展温度标准
      工业温度
      军事温度
      汽车温度
  
 配置器件
   增强型配置器件
   串行配置器件
  
 成熟器件
      产品列表
  

Single Event Upset

Ionizing radiation can cause unwanted effects in the latch state or memory cells of semiconductor devices. These unwanted changes are known as soft errors and are a type of single event upset (SEU). Circuit components within programmable logic devices (PLDs)—such as configuration memory cells, user memory, and registers—can be affected.

Two types of radiation have been the primary cause of SEUs in semiconductor devices: alpha particle radiation and atmospheric neutrons, originating from the effects of cosmic rays. Studies conducted over the last 20 years have led to high purity package materials minimizing SEU effects caused by alpha particle radiation. Unavoidable atmospheric neutrons remain the primary cause for SEU effects today.

Experiments testing the effects of cosmic ray radiation on Altera®FPGAs revealed the following:

  • SEUs do not induce latch-up in Altera FPGAs
  • An SEU causes only single bit errors within the configuration memory
  • MTBFI (1) of hundreds of years, even for the largest FPGA device (2)

Notes:

  1. MTBFI: Mean Time Between Functional Interrupt
  2. EP2S180 device at sea level

Industry leaders have conducted studies on the effects of cosmic ray radiation on semiconductor devices. This has led to different solutions at a variety of costs including making the SRAM cells more robust, error correction codes (ECCs), triple module redundancy (TMR) and cyclic redundancy code (CRC). Each of these approaches bring with them various pros and cons at the system level.

Altera has been studying the effects of SEUs on it’s devices for many process generations and has built up extensive experience in both the reduction of soft error rate (SER) through SEU-optimized physical layout and process technology and in soft error mitigation techniques. Altera introduced the industry’s first automatic CRC checker and removed the extra logic and complexity requirements common to other CRC solutions.

Dedicated hard circuitry comes built-in to Stratix® II, Stratix, Stratix II GX, Stratix GX, Cyclone™ II, and Cyclone devices to continually and automatically check CRC at no extra cost. Designers can easily set up the CRC checker through Quartus® II software.

Further information regarding the CRC solution for specific devices can be found by following the links below. For more information regarding other mitigation techniques and for further details about SEU testing of Altera devices, please contact your sales representative or distributor.

Related Links

  请填写反馈意见
  注册索取最新邮件通知