Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 高端 FPGA
      关于Stratix系列
   Stratix IV (E和GX)
   Stratix III (L和E)
   Stratix II (和GX)
   Stratix (和GX)
       Stratix
       Stratix GX
               简介
               设计工具
               特性
               文档资料
  
 中端FPGA
   Arria (GX)
  
 低成本FPGA
   Cyclone III
   Cyclone II
   Cyclone
  
 CPLD
   MAX II (和G, Z)
   MAX 3000A
  
 ASIC
      关于Hardcopy系列
   HardCopy IV (E和GX)
   HardCopy III
   HardCopy II
   HardCopy Stratix
  
 特殊市场供货
   无铅
      扩展温度标准
      工业温度
      军事温度
      汽车温度
  
 配置器件
   增强型配置器件
   串行配置器件
  
 成熟器件
      产品列表
  

SerialLite for Stratix GX and Stratix II GX Devices

The SerialLite protocol is designed as a lightweight, point-to-point protocol aimed at reducing footprint, latency, and overhead compared to other serial protocols. Because SerialLite focuses on providing essential functionality through scalability, this new, no-cost protocol serves as a complement to other serial protocols.

SerialLite is the first open-standard high-speed serial protocol with no restrictions on the implementation platform. The protocol specification and open-source reference design is now available.

SerialLite

Features

The protocol design includes a rich feature set and a single-lane transfer rate capability of 622 Mbps to 3.1875 Gbps (8B/10B encoded data). SerialLite currently has an aggregate data rate ranging from 500 Mbps to 40.8 Gbps. Future expansion of the platforms on which the protocol is offered will extend the aggregate data rate to be virtually unbounded.

The protocol incorporates the physical (PHY) layer and a portion of the link layer. The designer can augment the link layer further above SerialLite. The basic features of SerialLite include:

  • 8B/10B encoding is performed in the FPGA PHY layer
  • Packet encapsulation is performed in the link layer
  • Back-end interface uses the Atlantic™ interface that was pioneered by Altera

SerialLite is designed to be feature-scalable. Some of the optional features include:

  • Channel bonding scalability that is virtually unlimited
  • Capability to operate in streaming- or packet-based transfer mode
  • Packet prioritization
  • Data integrity protection using CRC-16 or CRC-32
  • Multiple channel multiplexing
  • Flow control
  • Retry-on-error

XAUI electrical specifications were used to define the SerialLite electrical specifications at the PHY layer. Due to the popularity of the XAUI specification, many designers are familiar with the XAUI protocol’s properties. The Stratix GX transceiver block was designed to meet XAUI specifications and therefore meets the SerialLite requirements.

Related Links

Cores Stratix GX Stratix II GX Characterization Report
  • Stratix GX Characterization Report is available upon request; contact your local Altera Sales Office
Protocol Standard

  请填写反馈意见
  注册索取最新邮件通知