AMPP Partner Profiles: Mentor Graphics
Overview
The intellectual property (IP) division of Mentor Graphics® Corporation, was launched in November 1996 and offers the industry's largest selection of synthesizable, commodity IP. Mentor Graphics' portfolio ranges from standard microcontrollers, processors, and related peripherals to bus interfaces, forward error correction (FEC), Ethernet, and telecommunications cores.
Mentor Graphics has traditionally serviced the application-specific integrated circuit (ASIC) and application-specified standard product (ASSP) markets. However, Mentor Graphics now recognizes that the programmable logic market is experiencing tremendous growth. In early 2000, Mentor Graphics announced a strategy to provide web-based access to optimized programmable logic device (PLD) netlists for a selection of the IP portfolio. This strategy enables Mentor Graphics to satisfy the design needs of the ASIC, ASSP, complex programmable logic device (CPLD), and PLD markets.
Products
Mentor Graphics currently provides the following megafunctions, shown in Table 1.
- "AMPP Approved" indicates intellectual property cores that meet Altera's sales standards and pass rigorous engineering testing.
Additional Services and Features
Mentor Graphics provides the following additional services and features:
- Source code
- OpenCore® evaluation
- Technical support
Contact Information
For additional information, contact Mentor Graphics at:
Mentor Graphics
1001 Ridder Park Drive
San Jose, CA 95131
Tel: (408) 436-1500
Fax: (408) 487-7380
Email: mentor_ip@mentor.com (Netlist Sales)
URL: www.mentor.com/products/ip/index.cfm
|
文档资料
> 
