Altera提供FPGA, CPLD和ASIC解决方案
  • 下载
  • 文档资料
  • 产品
    • 器件
    • 设计软件
    • IP
    • 开发套件/电缆
    • 设计和支持服务
    • 资料
  • 最终市场
    • 汽车
    • 广播
    • 计算机和存储
    • 消费类
    • 工业
    • 医疗
    • 军事和航空航天
    • 测试和测量
    • 无线通信
    • 有线通信
  • 技术中心
    • DSP
    • 外部存储器
    • 嵌入式处理
    • 收发器
    • 并行I/O
    • 信号完整性
    • 系统集成
  • 教育与活动
    • 培训中心
    • 大学计划
    • 网络研讨会和视频
    • 演示
    • 活动日程
  • 支持
    • 设计和支持资源指南
    • 知识数据库
    • 器件
    • 软件
    • IP
    • 开发套件和电缆
    • 设计范例
    • 参考设计
    • 下载
    • 用户社区和论坛
    • mySupport
  • 公司介绍
    • 关于我们
    • 客户成功案例
    • 合作伙伴
    • 新闻中心
    • 投资者关系
    • 保护环境
    • 职位招聘
    • 联系我们
  • 在线购买
    • 器件
    • 设计软件
    • 开发和教育套件
    • 电缆和可编程硬件
    • IP
  • 全部页面
  • 产品型号
  • 知识数据库
  • 支持&技术资料
  • 论坛 & Wiki

Altera Partner Profile: Terasic Technologies

主页 > 产品 > IP > IP合作伙伴列表 > Altera Partner Profile: Terasic Technologies

Terasic Logo

  • Overview
  • Available Products
  • Additional Services and Features
  • Contact Information

Overview

Terasic is a leading manufacturer of high-performance hardware and software solutions for the ASIC prototyping, multimedia, and image processing markets. Terasic produces highly optimized FPGA systems that enhance the development of cutting-edge products.

With strong expertise in developing complex FPGA systems for multimedia and image processing applications, Terasic provides fully integrated hardware and software solutions to help customers achieve their aggressive project schedule for time-to-market.

Terasic's design and manufacturing processes are ISO-9001 certified. Product testing and final assembly are performed in-house to ensure the highest level of quality and functionality. Their quality assurance team monitors the entire production process, tracks inspections, and performs intensive functional checks on all its products.

Backed by strong industry investors who have been long-term ODM partners with LG, Philips, Compal, AOC, and Proview (EMC), Terasic is committed to continuous growth and to building and maintaining value for its customers, shareholders, and employees. Terasic's goal is to provide the perfect product that reduces cost and time-to-market.

Available Products

Terasic Technologies currently provides the products listed in Tables 1 and 2.

Table 1. Available Development Kits 
Product Description  Supported Altera® Devices
DE3
  • FPGA/ASIC/ASSP prototyping system
  • Can be populated with a Stratix® EP3SL150, EP3SE260, or EP3SL340 device
  • Expandable functionality via stacking additional DE3 boards or with other Terasic daughtercards
Stratix III
MAX II Micro
  • Development and education board for CPLD design
  • MAX® II Micro board with a MAX II EPM2210F324C3 CPLD (largest CPLD in MAX II series) and on-board USB-BlasterTM cable
  • Reference designs with source code
MAX II
DE2
  • Development and education board
  • Many high-end multimedia features (USB, CD-quality audio, digital television (DTV), Ethernet, standard definition (SD), and LCD)
  • Many reference designs with free source code
Cyclone® II
DE1
  • Development and education board
  • Rich peripheral set (USB-Blaster cable, CD-quality audio, VGA, flash memory, SDRAM, SRAM, and SD)
  • Many reference designs with free source code
Cyclone II
TREX-S2
  • Stratix II FPGA Prototyping Kit
  • 700 available user I/O pins
  • A selection of various motherboards
  • High-speed connectors to enable DDR2 memory access
Stratix II
TREX-C1
  • Embedded System Development Kit
  • Rich peripheral set (USB-Blaster cable, audio, VGA, flash memory, SDRAM, and CF socket)
  • Many reference designs with free source code
Cyclone

Table 2. Available Daughterboards
Product Description Supported Development Kits
THDB-H2G An adaptor board designed to fan out the high-speed mezzanine connector (HSMC) I/Os to three 40-pin expansion prototype connectors, which are compatible with Altera DE2/DE1 expansion headers. Cyclone III Starter Kit
THDB-H2S An adapter board for converting an HSMC to the Santa Cruz interface, allowing use of Santa Cruz interface boards on boards with an HSMC connector. Cyclone III Starter Kit
TRDB_D5M Mega Pixel Module
  • 5 Mega Pixel Digital Camera Development Kit
  • Complete digital camera reference design with source code in Verilog HDL
  • A user manual with live demo examples
  • Support for exposure, light-controlling, and motion capturing

DE3, DE2, DE1

32MB Flash  The THDB-FBI board has a 32 MB flash memory device, part of the Intel P30 family, that provides high performance at low voltage on a 16-bit data bus via HSMC. HSMC Capable Kits
Dual Channel ADC/DAC  The THDB_ADA (ADA) daughterboard supports digital signal processing (DSP) solutions on DE series, Cyclone III CPLD development kits, and other boards with the HSMC or GPIO interfaces. HSMC Capable Kits
Nios® II Upgrade  Allows users who have a Cyclone III FPGA Starter Kit to upgrade their Cyclone III starter boards into a Nios II Embedded Evaluation Kit, Cyclone III Edition. Nios II Embedded Evaluation Kit
TRDB_LTM A 4.3" Ultra-high Resolution LCD Touch Panel Development Kit that provides a 800 x 480 full-color high-quality LCD touch panel with complete reference designs and source code, allowing you to develop applications for touch panel displays on the Altera DE2-70/DE2/DE1 board and the Cyclone II and Cyclone III starter kits.

Altera DE2
DE1
TREX-C1

Cyclone II Starter Kit

Cyclone III Starter Kit

Additional Services and Features

Terasic Technologies, Inc. provides the following additional services and features:

  • Automatic optical inspection hardware and software solutions
  • ODM system design service
  • ASIC prototyping
  • Multimedia system design service
  • Education and training

Contact Information

For additional information, contact:

Terasic Technologies, Inc.
No. 356, Sec. 1, Fusing E. Rd.
Jhubei City, HsinChu County,
Taiwan, 302
Tel: +886-3-550-8800
Fax: +886-3-550-2860
Email: support@terasic.com
URL: www.terasic.com

给本页评分


  • IP和参考设计
    • 所有IP
    • 所有参考设计
    • 桥接和适配器
      • 存储器映射
      • Streaming
    • DSP
      • 滤波和变换
      • 错误检测和纠错
      • 调制和解调
      • 图像与视频处理
    • 嵌入式处理器
      • Nios II
        • 处理器核
          • 快速型CPU
          • 经济型CPU
          • 标准型CPU
        • 优势
          • 低成本
          • 高性能
          • 长生命周期
          • 灵活性
        • 软件工具
          • Nios II IDE
          • Nios II C2H 编译器
          • 软件
        • 开发套件
        • 最终市场
        • 客户成功案例
        • 资料
      • 32/16-Bit 微处理器
      • 8/4-Bit 微处理器
    • 接口协议
      • 通信
      • 以太网
      • 高速
      • PCI
      • 串行
      • 音频和视频
    • 存储器控制器
      • DMA
      • Flash
      • 片内
      • SDRAM
      • SRAM
    • 外设
      • 调试和性能
      • 显示
      • 微控制器外围设备
      • 多处理器协调
  • 关于IP
    • 采用IP设计
      • IP Base Suite
    • 评估和下载IP
    • IP认证
    • 系统设计
    • 申请IP
  • IP合作伙伴
    • 关于AMPP规划
    • IP合作伙伴列表
    请填写反馈意见
    产品 | 最终市场 | 技术中心 | 教育与活动 | 支持 | 公司介绍 | 在线购买
    联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明
    Copyright © 1995-2010 Altera International Limited. 版权所有
    Altera Forum
    Altera
    论坛
    RSS
    RSS
    Flickr
    Flickr
    Email Updates
    电邮新闻