Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 IP产品
   嵌入式处理器
   接口与外设
   DSP
   通信
  
 About IP
      运用IP进行设计
      IP认证
      系统设计
      申请IP
  
 IP界合作伙伴
      AMPP计划
      AMPP核合作伙伴
      AMPP软件合作伙伴
  

SOPC Builder Ready

SOPC Builder Ready

With the widespread acceptance of the Nios® II embedded processor family and the SOPC Builder system integration tool, Altera has established itself as the premier player in the system-on-a-programmable-chip (SOPC) market. In addition to innovative embedded processor solutions, Altera also offers plug-and-play design capability with the SOPC Builder, a tool that enables quick, easy connection and configuration of system blocks, including processors, processor peripherals, and intellectual property (IP) cores.

Altera awards the SOPC Builder Ready certification to IP functions that are ready to integrate with the Nios® II embedded processor or ARM®-based Excalibur devices via the SOPC Builder. These cores support interfaces for the Avalon™ switch fabric for the Nios II processor or advanced high-performance (AHB) ARM on-chip bus, and may include software drivers, low-level routines, or other software design files.

Availability

Visit the IP search engine for an up-to-date list of SOPC Builder Ready IP cores.


SOPC Builder Ready IP Core Deliverables

For Altera to certify a core as SOPC Builder Ready, the core must meet the following requirements.

Compatible Bus Interface

The core supports an AHB (master or slave) or an Avalon (master or slave) interface.

SOPC Builder Support Files

The core ships with an SOPC Builder configuration file, class.ptf, that specifies the IP core bus connection attributes. The core directory structure also conforms to the one required by the SOPC Builder.

Push-Button SOPC Builder Flow

All SOPC Builder Ready cores are deployable through SOPC Builder without requiring manual integration tasks.

Software Tested or Hardware Tested

The IP core RTL has been verified in the ModelSim software or another simulator using the ARM full-stripe model or the Nios simulation environment. Alternatively, the IP core has been tested in hardware on an Excalibur processor board.

Example Code

The core ships with example C code functions that may be used to perform initialization, setup, and basic transactions with the processor.

AMPP Approved Certification (AMPP Cores Only)

Altera provides this certification of AMPPSM partner IP cores. During testing, Altera verifies that the function compiles in an Altera standard design flow, passes its own testbench, and includes good quality documentation.

  请填写反馈意见