文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

IP产品    嵌入式处理器    接口与外设    DSP    通信           Cell/Packet           SONET/SDH           PDH (T/E Carrier)           Encoding/Decoding           HDLC           UTOPIA           POS-PHY           Bluetooth           FlexBus           CSIX           Additional Functions           Consortiums           资料     About IP       运用IP进行设计       IP认证       系统设计       申请IP     IP界合作伙伴       AMPP计划       AMPP核合作伙伴

主页 > 产品 > IP > 通信 > CSIX > CSIX Interface 打印此页 订阅电邮新闻 CSIX Interface from SOCmagic Features Conforms to common switch interface (CSIX) specification CSIX-L1 1.0 Supports UTOPIA and packet over SONET (POS) interfaces on the traffic manager side and synchronous interfaces on the fabric side Includes user data and flow control channels Optimized for Altera® APEX™ 20KC and APEX II architectures Block Diagram Figure 1 shows a block diagram of the function. Figure 1. Block Diagram Click for full detail (46KB) Description The CSIX defines a physical interface for transferring information between a traffic manager (network processor) and a switching fabric. SOCmagic's CSIX interface core implements the transition from traditional interfaces to the CSIX interface. The CSIX interface core consists of two components: traffic manager-to-CSIX, which is applied to the line card, and CSIX-to-fabric, which is applied to the fabric. The traffic manager-to-CSIX adapts the traffic manager interface (UTOPIA and POS) to the CSIX interface, and the CSIX-to-fabric adapts the CSIX interface to the fabric synchronous interface. Device Utilization & Performance Table 1 lists the typical device utilization results for the megafunction. Table 1. Typical Device Utilization for the Megafunction Device Speed Grade Utilization Performance (fMAX) Parameter Setting Logic Elements (LEs) Embedded system blocks (ESBs) I/O pins EP2A15FC672 -7 1,321 26 217 124 MHz Maximum frame payload size = 56 (TM-to-CSIX part) EP2A15FC672 -7 1,415 26 209 110 MHz Maximum frame payload size = 56 (CSIX-to-fabric part) Deliverables Encrypted netlist packet: VHDL component declaration file and Altera hardware description language (AHDL) include files and block symbol files Encrypted EDIF netlist Constraint files Waveform file for simulation Data sheet Source packet: VHDL source code files Constraint files VHDL testbench Data sheet Contact Information For additional information, you can contact SOCmagic at: SOCmagic Helen Garden, 22-302 Shekou, Shenzhen, 518067 China Tel: +86 755 26830606 Fax: +86 755 26830606 E-mail: info@socmagic.com http://www.socmagic.com   给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。