Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 IP产品
   嵌入式处理器
   接口与外设
   DSP
   通信
          Cell/Packet
          SONET/SDH
          PDH (T/E Carrier)
          Encoding/Decoding
          HDLC
          UTOPIA
          POS-PHY
          Bluetooth
          FlexBus
          CSIX
          Additional Functions
          Consortiums
          资料
  
 About IP
      运用IP进行设计
      IP认证
      系统设计
      申请IP
  
 IP界合作伙伴
      AMPP计划
      AMPP核合作伙伴
  

ATM Formatter

from Adaptive Micro-Ware, Inc.

Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • Supports rate control by external AAL5 formatter
  • Controls the rate based on the depth of the buffer
  • Supports the use of first payload byte as constant pointer value
  • Includes configurable formatter virtual path identifier/virtual channel identifier (VPI/VCI)
  • Generates an internal header error control (HEC)
  • Allows interfacing between formatter output and arbiter
  • Uses fully synchronous design

Block Diagram

Figure 1 shows a block diagram of the function.

Figure 1. ATM Formatter Function

Figure 1. ATM Formatter Function

Description

The ATM Formatter core serves as an efficient asynchronous transfer mode (ATM) payload wrapper for basic ATM mode requirements. Typical applications for this core include telecommunications and wide area network (WAN), digital subscriber line (xDSL) equipment, multiplexing equipment, video conferencing, and video streaming.

The core also provides ATM formatting for a data stream. The formatter supports data rates controlled by an external AAL5 formatter in AAL5 mode, or can control the rate based on the depth of a buffer. The formatter also supports the use of the first payload bytes as a constant pointer value (that can be used for routing purposes). The formatter VPI/VCI is configurable and the HEC is internally generated. The formatter output is designed to interface with an arbiter.

Device Utilization and Performance

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Target Device Speed Grade Utilization Performance
(fMAX)
Parameter
Setting
LEs (1) I/O Pins
APEX 20KE -1 121 61 140.65 MHz None
ACEX® 1K -1 147 61 133.33 MHz None

Note:

  1. LEs = Logic elements

Contact Information

For additional information, contact:

Adaptive Micro-Ware, Inc.
6917 Innovation Boulevard
Fort Wayne, IN 46818 USA
Tel: (260) 489-0046
Fax: (260) 489-8087
E-mail: ipcores@adaptivemicro.com
URL: www.adaptivemicro.com

  请填写反馈意见
  注册索取最新邮件通知