文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

IP产品    嵌入式处理器    接口与外设    DSP    通信           Cell/Packet           SONET/SDH           PDH (T/E Carrier)           Encoding/Decoding           HDLC           UTOPIA           POS-PHY           Bluetooth           FlexBus           CSIX           Additional Functions           Consortiums           资料     About IP       运用IP进行设计       IP认证       系统设计       申请IP     IP界合作伙伴       AMPP计划       AMPP核合作伙伴

主页 > 产品 > IP > 通信 > POS-PHY > 2008-05-16 打印此页 订阅电邮新闻 POS-PHY Level 2 and 3 Compiler from Altera Corporation Features Link-layer or PHY-layer POS-PHY interfaces Bridges between different POS-PHY interfaces Single-PHY (SPHY) or up to 8-channel multi-PHY (MPHY) operation, with configurable FIFO buffers AtlanticTMinterface allows a consistent interface between all Altera®cell and packet MegaCore®functions Many POS-PHY bus widths (8 bits, 16  bits, 32 bits) and Atlantic system bus widths (8 bits, 16 bits, 32 bits, 64 bits) Easy-to-use IP Toolbench interface and functional simulation models in Verilog and VHDL Applications Up to OC-48 rate packet over SONET (POS) or packet over Asynchronous Transfer Mode (ATM) interface in Internet protocol switch/routers, WAN switches, SONET cross connects, or multiplexers Interconnect for SONET framer to Ethernet media access control (MAC), or ATM link layer to PHY devices Bridge or aggregation for POS-PHY to POS-PHY or Ethernet MAC Standards Compliant Conforms to POS-PHY Level 2 and Level 3 specifications POS-PHY Level 3 compliant with thePOS-PHY Level 3 Specification, Issue 4, June2000; POS-PHY Level 2 compliant with thePOS-PHY Level 2 Specification, Issue 5, December 1998 High Performance Supports traffic up to a rate of 3.2 Gbps in POS-PHYLevel 3 (OC-48) and 832 Mbps in POS-PHY Level 2 Up to 350-MHz intellectual property (IP) core frequency  General Description The POS-PHY Level 2 and 3 compiler generates MegaCore functions for use in link-layer or PHY devices that transfer data to and from packet over SONET/synchronous digital hierarchy (SDH) devices using the standard POS-PHY bus. The compiler comprises separately configurable modules, which can be easily combined via the IP Toolbench to generate a highly parameterized module, allowing POS-PHY compliant interfaces (and non-standard interfaces) to be included in custom designs.  Figure 1 shows the possible interfaces. Figure 2 shows the possible bridges. Figure 1. Interfaces Figure 2. Bridges Atlantic Interface The Atlantic interface allows a consistent interface between all Altera cell and packet MegaCore functions. The Atlantic interface supports a point-to-point connection. For more information on the Atlantic interface, refer toFS 13: Atlantic Interface. OpenCore Plus Evaluation Use the AlteraOpenCore Plus Evaluation flow to test drive this IP core. Performance Typical expected performance and utilization figures for this MegaCore function are provided in thePOS-PHY Level 2&3 Compiler User Guide(PDF). Technical Support Technical support for this MegaCore function is provided by theAltera mySupport online issue tracking system. You may also search theAltera Knowledge Database for topics related to this function. Related Documents POS-PHY Level 2&3 Compiler User Guide(PDF) MegaCore IP Library Release Notes and Errata(PDF) 给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。