Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 IP产品
   嵌入式处理器
   接口与外设
   DSP
          Filtering
          Modulation/Demodulation
          Transforms
          Encryption/Decryption
          Correlation
          Error Detection/Correction
          Video & Image Processing
          Audio Processing
          Arithmetic
          Signal Generation
          Additional Functions
          Consortiums
          资料
   通信
  
 About IP
      运用IP进行设计
      IP认证
      系统设计
      申请IP
  
 IP界合作伙伴
      AMPP计划
      AMPP核合作伙伴
  

3GPP/LTE CTC Decoder TC7000-LTE

from TurboConcept

Request Free Evaluation



AMPP Approved
OpenCore Support



Overview

The TurboConcept TC7000-LTE is a convolutional turbo code (CTC) decoder optimized for 3GPP/LTE specifications.  It offers several algorithm options to meet various trade-offs between error correction performance and core complexity. 

The decoder architecture is high-throughput oriented for all block sizes.  Four throughput profiles are available through this parallel decoding architecture:

  • Single processor core: 25 Mbps
  • Dual processor core: 45 Mbps
  • Four processor core: 85 Mbps
  • Eight processor core: 160 Mbps

Throughput depends on the selected programmable logic device (PLD) and varies with block size and number of decoding iterations. Please contact TurboConcept for additional information.

An efficient early iteration stopping feature can be enabled to significantly increase the average throughput and reduce power consumption.

A corresponding 2GPP/LTE CTC encoder core is also available. Please contact TurboConcept for more details.

Features

  • Compliant with 3GPP-LTE
    • Block sizes covered from 40 to 6144 payload bits, switchable on-the-fly
    • Native code rate 1/3 - other code rates supported through external rate matching
  • Near floating-point error correction performance
  • High throughput Max-Log-MAP algorithm
  • Efficient and flexible Log-MEP algorithm
  • Multi-processor architecture, several throughput levels selectable before synthesis
  • Dynamic iteration stopping feature for reducing average number of iterations
  • On-the-fly change of block length, number of iterations, and selection of the Log-MAP algorithm
  • Low latency
  • No external memory required

Standard Deliverables

The TC7000-LTE core is delivered as a synthesized netlist.  Deliverables include:

  • RTL model simulation libraries
  • MATLAB/C bit-true model
  • Testbench VHDL source code
  • Technical support and documentation 

Contact Information

For additional information, contact TurboConcept at:

TurboConcept
40, rue Joseph Fourier
29280 Plouzane, France
Tel. +33 2 98 05 63 80
Fax +33 2 98 05 63 89
E-mail: info@turboconcept.com
http://www.turboconcept.com

  请填写反馈意见
  注册索取最新邮件通知