Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 IP产品
   嵌入式处理器
   接口与外设
   DSP
          Filtering
          Modulation/Demodulation
          Transforms
          Encryption/Decryption
          Correlation
          Error Detection/Correction
          Video & Image Processing
          Audio Processing
          Arithmetic
          Signal Generation
          Additional Functions
          Consortiums
          资料
   通信
  
 About IP
      运用IP进行设计
      IP认证
      系统设计
      申请IP
  
 IP界合作伙伴
      AMPP计划
      AMPP核合作伙伴
  

H.264 Loop Filter IP, SD/HD

from Ateme

Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • Full support of baseline and main profiles
  • High profile in progress for HD
  • MBAFF (MB adaptive frame and field) support
  • Non-adjacent macroblocks support
  • Neighborhood context autonomously managed
  • PAL and NTSC support
  • SD/HD

Description

ATEME's H.264 in-loop deblocking filter intellectual property (IP) core is a hardware module able to filter the macroblocks information meeting ISO/IEC14496-10 specification. The IP has two input data paths: one receives control words, and the other receives current macroblock pixels to process. The neighborhood information necessary for filtering is autonomously managed.

The module is designed to compute full-size video sequences. It can be adapted to any format.

The IP uses a generic bus interface for registers and streams. It is delivered encapsulated with two AHB agents:

  1. AHB Slave for registers access
  2. AHB Master to access directly data in external memory

The three associated modules (register access, address generation and management of data accesses, and master AHB interface) are delivered in source code with the H.264 module. Thus the IP can be used either directly, for example by a CPU, or with all associated modules in a system-on-a-chip (SoC) design.

The IP has been optimized. For information on footprint and size, logic elements (LEs), and memory usage, please contact ATEME.

Deliverables include:

  • Loop deblocking filter IP VHDL source code
  • User's manual
  • Simulation files
  • Reference software on PC (Windows)

The reference software encodes a video file and delivers output files exactly like the IP. This allows you to feeding known data into the IP, and to compare the IP output with the software output for validation.

An evaluation version of the IP is available. As an option, a PCI board with an Altera® Stratix® II FPGA is also available.

Contact Information

For additional information, contact ATEME at:

26 Burospace
Route de Gisy
91570 BIEVRES
FRANCE
Tel: +33 1 69 35 89 89
Fax: +33 1 60 19 13 95
Email: sales@ateme.com
URL: http://www.ateme.com

  请填写反馈意见