

Figure 1. DDR SDRAM Controller Block Diagram

