文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

IP产品    嵌入式处理器    接口与外设           外设           PCI           PCI Express           Memory Controllers           USB           PCMCIA           Ethernet           I2C           CAN           PowerPC Bus           HyperTransport           RapidIO           SerialLite           Additional Functions           Consortiums           资料    DSP    通信     About IP       运用IP进行设计       IP认证       系统设计       申请IP     IP界合作伙伴       AMPP计划       AMPP核合作伙伴

主页 > 产品 > IP > 接口与外设 > Additional Functions > ATA-4: UDMA-33 IDE Controller 打印此页 订阅电邮新闻 ATA-4: UDMA-33 IDE Controller from Nuvation Features ATA/ATAPI-4 standard compliant host UDMA-33 transfer speed capabilities (33 Mbps maximum transfer speed) Receive and Transmit FIFO buffers for data transfer through the core Direct memory access / ultra direct memory access (DMA/UDMA) and parallel I/O (PIO) data transfers supported Dedicated signal for polling advanced technology attachment (ATA)-device status Dedicated signal for executing Software Reset command Two clock domains: Core Clock and System Clock Dedicated system side input bus for writing data to the ATA device Dedicated system side output bus for data read from the ATA device Required core clock speed: 100 MHz Available PIO modes: 0 and 4 Number of ATA devices supported on the integrated drive electronics (IDE) bus: 1 Block Diagram Click for Larger View Description The ATA-4 / UDMA-33 IDE Core is a drop-in ATA-Host intellectual property (IP) core used for interfacing to an ATA-device. It handles all transactions on the IDE bus for various commands that are dispatched from the system. After a command is dispatched, the ATA-core executes the command on the ATA device. Once the command execution is completed, the final status is reported to the system side. At that time, the system can execute a new command. Device Utilization & Performance Table 1 lists the typical device utilization results for the megafunction. Table 1. Typical Device Utilization for the Megafunction Target Device Speed Grade Utilization Performance fMAX Parameter Settings LEs (1) EABs Cyclone® EP1C20 -7 1,446 2 141.50 MHz Contact Nuvation Cyclone EP1C4 -6 1,446 2 178.09 MHz Contact Nuvation Stratix® EP1S10 -6 1,374 2 167.28 MHz Contact Nuvation Note to Table 1: LEs = logic elements Deliverables Encrypted library provided Contact Information For additional information, contact Nuvation at: Nuvation 3590 North First Street San Jose, CA 95134 USA Phone: +1 (408) 228-5580 Fax: +1 (408) 228-5590 Email: ipcores@nuvation.com URL: http://www.nuvation.com 给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。