Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 IP产品
   嵌入式处理器
   接口与外设
          外设
          PCI
          PCI Express
          Memory Controllers
          USB
          PCMCIA
          Ethernet
          I2C
          CAN
          PowerPC Bus
          HyperTransport
          RapidIO
          SerialLite
          Additional Functions
          Consortiums
          资料
   DSP
   通信
  
 About IP
      运用IP进行设计
      IP认证
      系统设计
      申请IP
  
 IP界合作伙伴
      AMPP计划
      AMPP核合作伙伴
  

C_CAN

from Bosch

View Literature
Request Free Evaluation



AMPP Approved
OpenCore Support
SOPC Builder Ready



Features

  • Support for controller area network (CAN) protocol version 2.0 parts A and B
  • Bit rates up to 1 megabit per second (Mbps)
  • Disable feature for automatic retransmission mode for time-triggered CAN applications
  • 32 message objects
  • Each message object has its own identifier mask
  • Programmable first-in first-out (FIFO) mode
  • Maskable interrupt
  • Programmable loop-back mode for self-test operation
  • 16-bit generic interface

Block Diagram

Figure 1 shows the block diagram for the megafunction.

Figure 1. Block Diagram

Figure 1. C_CAN Block Diagram

 View full detail (63KB)

Description

The Altera EDIF Input File (.edf) netlist of the Bosch C_CAN intellectual property (IP) module can be implemented on the Altera® Stratix®, Cyclone®, and APEX 20KE FPGA families.

The C_CAN megafunction performs communication according to the CAN protocol version 2.0 parts A and B. The bit rate can be programmed to values up to 1 Mbps, depending on the technology used. For the connection to the physical layer, additional transceiver hardware is required.

For communication on a CAN network, individual message objects are configured. The message objects and identifier masks are stored in the message RAM.

All functions concerning the handling of messages are implemented in the message handler. Those functions are the acceptance filtering, the transfer of messages between the CAN core and the Message RAM, and the handling of transmission requests as well as the generation of the module interrupt.

The register set of the C_CAN megafunction can be accessed directly by an external CPU via the module interface. These registers are used to control/configure the CAN core and the message handler and to access the message RAM.

The C_CAN module can be connected to a wide range of customer-specific interfaces via its 16-bit generic interface delivered with the C_CAN FPGA netlist.

Device Utilization Examples

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Target Device Speed Grade Utilization

Performance
f(MAX)

Parameter Setting

Logic Elements (LEs)

I/O Pins

Embedded System Blocks (ESBs)

APEX 20K
EP20K160EBC356
-1 4515 46 4352 26.38 MHz Contact Bosch
Cyclone
EP1C6T144C
-6 3463 46 4352 36.25 MHz Contact Bosch
Stratix
EP1S10F484C
-5 4276 46 4352 41.49 MHz Contact Bosch

Contact Information

For additional information, contact Robert Bosch GmbH at:

Dept. AE/EIS
Tuebinger Strasse 123
72762 Reutlingen
GERMANY

Tel: +49 7121-35-39711
Fax: +49 71-18-115-14-39711
E-mail: Michael.Rupp4@de.bosch.com
http://www.can.bosch.com

  请填写反馈意见