DI2CM I2C Bus Interface-Master
Features
- Master operation
- Multi-master systems supported
- Performs arbitration and clock synchronization
- Interrupt generation
- Supports speeds up to 3.4 Mbits per second (standard, fast, and high-speed mode)
- Allows operation from a wide range of input clock frequencies (built-in 8-bit timer)
- User-defined timing
- Fully synthesizable, static synchronous design with no internal tri-states
Block Diagram
Figure 1 shows the block diagram for the DI2CM I2C bus interface-master megafunction.
| Figure 1. DI2CM I2C Bus Interface-Master Block Diagram |
 |
Description
The DI2CM function provides an interface between a microprocessor and an I2C bus. The function can be programmed to operate with arbitration and clock synchronization in multi-master systems. The DI2CM function can be used in automotive audio-video systems and embedded microprocessor systems.
Device Utilization Example
Table 1 lists the typical device utilization results for the megafunction.
| Table 1. Typical Device Utilization for the Megafunction |
| Device |
Speed Grade |
Utilization |
Performance
(fMAX) |
Parameter Setting |
| Logic Cells |
EABs (1) |
| EPF10K100E |
-1 |
319 |
0 |
106 MHz |
Contact DCD |
| EP20K100E |
-1 |
338 |
0 |
109 MHz |
Contact DCD |
| EP1K100 |
-1 |
319 |
0 |
111 MHz |
Contact DCD |
| EPM7512B |
-6 |
209 |
- |
61 MHz |
Contact DCD |
Note:
- EABs = Embedded array blocks
Contact Information
For additional information, contact DCD at:
Digital Core Design
Wroclawska 94
41-902 Bytom
Poland
Tel. +48 32 282 82 66
Fax +48 32 282 74 37
E-mail: info@dcd.com.pl
http://www.dcd.com.pl
|
文档资料
> 
