文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

IP产品    嵌入式处理器    接口与外设           外设           PCI           PCI Express           Memory Controllers           USB           PCMCIA           Ethernet           I2C           CAN           PowerPC Bus           HyperTransport           RapidIO           SerialLite           Additional Functions           Consortiums           资料    DSP    通信     About IP       运用IP进行设计       IP认证       系统设计       申请IP     IP界合作伙伴       AMPP计划       AMPP核合作伙伴

主页 > 产品 > IP > 接口与外设 > PCI > 64-Bit PCI Master/Target Interface 打印此页 订阅电邮新闻 64-Bit PCI Master/Target Interface from Eureka Technology Inc. Features Fully compliant with peripheral component interconnect (PCI) special interest group (SIG) PCI Local Bus Specification, Revision 2.2 64-bit PCI bus Zero-wait state burst data transfer Includes both bus master and bus target functions Block Diagram Figure 1 shows the block diagram for the 64-bit PCI master/target megafunction. Figure 1. Block Diagram Description The 64-bit PCI master/target megafunction interfaces bus mastering devices, such as direct-memory access (DMA) controllers or video coprocessors, to the PCI bus. It processes all data requests from the bus mastering device and translates them into PCI bus requests. This megafunction is designed for a 64-bit PCI bus system, which doubles the data bandwidth of a 32-bit PCI system. It supports zero-wait state burst transfers and a very long burst length. The megafunction supports up to a 266 Mbytes per second data transfer rate, and both 64-bit and 32-bit data transfers. The 64-bit PCI master/target megafunction contains the functions of a bus master and a bus target. The device data and status can be accessed as a PCI master or target. All compliant configuration registers are included in the megafunction and all configuration accesses are processed automatically. This megafunction is available in Altera Hardware Description Language (AHDL), Verilog HDL, VHDL, and netlist format. Device Utilization Example Table 1 lists the typical device utilization results for the megafunction. Table 1. Typical Device Utilization for the Megafunction Device Speed Grade Utilization Performance (fMAX) Parameter Setting Logic Cells EABs (1) EPF10K30A -2 950 0 33 MHz Contact Eureka Technology Note: EABs = Embedded array blocks Contact Information For additional information, you can Eureka Technology, Inc. at: Eureka Technology, Inc. 4962 El Camino Real Suite 108 Los Altos, CA 94022 Tel. (650) 960-3800 Fax (650) 960-3805 E-mail: info@eurekatech.com WWW: http://www.eurekatech.com   给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。