文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

IP产品    嵌入式处理器    接口与外设           外设           PCI           PCI Express           Memory Controllers           USB           PCMCIA           Ethernet           I2C           CAN           PowerPC Bus           HyperTransport           RapidIO           SerialLite           Additional Functions           Consortiums           资料    DSP    通信     About IP       运用IP进行设计       IP认证       系统设计       申请IP     IP界合作伙伴       AMPP计划       AMPP核合作伙伴

主页 > 产品 > IP > 接口与外设 > PCI > PCI Express 打印此页 发送此页 PCI Express from PLDA Features PCI Express Specification 1.1 and 2.0 compliant x1, x4, x8 PCIe 1.1 and x1, x4 PCIe 2.0 Suitable for root complex, bridge, switch, and endpoint designs Upstream and/or downstream mode for link initialization Up to eight virtual channels (VC) Optional backend interface on user's clock domain Supports up to 4 KB data payload size Supports all message, completion, memory, and I/O requests Implements type 0 configuration space for endpoint designs Implements type 1 configuration space for root, switch, and bridge designs Up to six BARs plus expansion ROM available for endpoint All I/O and memory windows implemented for root, switch, and bridge All power management states and associated logic implemented Supports legacy PCI Power Management Support Express Card PCI Express Product Selector Guide for Altera FPGAs Table 1 shows the PCI Express Selector Guide for Altera® FPGAs. Table 1. PCI Express Selector Guide for Altera FPGAs End Point/ Rootport Embedded PCIe PHY External PCIe PHY Stratix GX Stratix II GX Arria GX Stratix Stratix II Stratix III Cyclone Cyclone II Cyclone III Gen1 End Point (x1) End Point (x4) End Point (x8)             Rootport (x1) Rootport (x4) Rootport (x8)                 Gen2 End Point (x1)                 End Point (x4)                 Deliverables Core synthesis files (encrypted VHDL or Verilog for Quartus® II software) Pre-compiled simulation libraries for ModelSim® IP Wizard: Customization assistant Constraint file generator Active HDL supported upon request Verification Environment Testbench pre-compiled simulation libraries for ModelSim software  VHDL/Verilog test scripts and compliance checklist Software Resources PCIe device driver: Windows, Linux API source code GUI applications with source code Reference designs that are ready for hardware implementation Documentation, including a users guide and design guide One-year technical support and maintenance with free upgrades Contact Information For additional information, contact: PLDA Parc Club du Golf Bat 11, rue Guillibert 13856 Aix-en-Provence Cedex 3, France Telephone (USA): 1-866-513-0362 (toll free) Telephone (International): +33-(0)-442-393-600 Fax (International): +33-(0)-442-394-902 Email: sales@plda.com  URL: http://www.plda.com Stratix, Arria, and Cyclone are trademarks of Altera Corporation. 给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。