文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

IP产品    嵌入式处理器    接口与外设           外设           PCI           PCI Express           Memory Controllers           USB           PCMCIA           Ethernet           I2C           CAN           PowerPC Bus           HyperTransport           RapidIO           SerialLite           Additional Functions           Consortiums           资料    DSP    通信     About IP       运用IP进行设计       IP认证       系统设计       申请IP     IP界合作伙伴       AMPP计划       AMPP核合作伙伴

主页 > 产品 > IP > 接口与外设 > 外设 > C8237 Programmable DMA Controller 打印此页 订阅电邮新闻 C8237 Programmable DMA Controller from CAST, Inc. Features Enables/disables control of individual direct memory access (DMA) requests Contains four independent DMA channels Allows for independent auto-initialization of all channels Allows memory-to-memory transfers Allows memory block initialization Allows for incrementing or decrementing addresses Expands to any number of channels Contains an End of Process input for terminating transfers Accepts software DMA requests Has independent polarity control for DREQ and DACK signals C8237 controller was developed in HDL and synthesizes to approximately 6,900 gates depending on the technology used Functionality based on the Intel 8237 Block Diagram Figure 1 shows the block diagram for the C8237 Programmable DMA Controller. Figure 1. C8237 Programmable DMA Controller Block Diagram Description The C8237 programmable DMA controller core is a peripheral interface circuit for microprocessor systems. The core is designed to be used in conjunction with an external 8-bit address latch. It contains four independent channels and may be expanded to any number of channels by cascading additional controller chips. Each channel has a full 64-K address and word count capability. Device Utilization Example Table 1 lists the typical device utilization results for the megafunction. Table 1. Typical Device Utilization Device Speed Grade Utilization Performance (fMAX) Parameter Setting Logic Elements (LEs)   (1) EABs (2) Stratix II EP2S60 -3 816 - 140 MHz Contact CAST Stratix® EP1S20 -5 1,007 - 94 MHz Contact CAST Cyclone™ EP1C20 -6 1,007 - 97 MHz Contact CAST FLEX® 10K EPF10K30A -1 1,121 - 17 MHz Contact CAST FLEX 10K EPF10K100B -1 1,128 - 17 MHz Contact CAST FLEX 10K EPF10K30E -1 1,121 - 27 MHz Contact CAST ACEX® EP1K30 -1 1,121 - 28 MHz Contact CAST APEX™ 20K EP20K60E -1 1,011 - 39 MHz Contact CAST Notes: LE = Logic Element. The LE count for Stratix II devices is based on the number of adaptive look-up tables (ALUTs) used for the design as reported by the Quartus® II software. EABs = Embedded Array Blocks Contact Information For additional information, contact CAST, Inc. at: CAST, Inc. 11 Stonewall Court Woodcliff Lake, NJ 07677, USA Phone: +1 (845) 353-6160 Fax: +1 (845) 727-7607 E-mail: OpenCore@cast-inc.com URL: www.cast-inc.com 给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。