文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

IP产品    嵌入式处理器    接口与外设           外设           PCI           PCI Express           Memory Controllers           USB           PCMCIA           Ethernet           I2C           CAN           PowerPC Bus           HyperTransport           RapidIO           SerialLite           Additional Functions           Consortiums           资料    DSP    通信     About IP       运用IP进行设计       IP认证       系统设计       申请IP     IP界合作伙伴       AMPP计划       AMPP核合作伙伴

主页 > 产品 > IP > 接口与外设 > 外设 > H16450 打印此页 订阅电邮新闻 H16450 from CAST, Inc. Features Capable of running all existing 16450 software Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data Independently controlled transmit, receive, line status, and data set interrupts Programmable baud generator divides any input clock by 1 (216- 1) and generates the 16x clock Independent receiver clock input Modem control functions (CTSn, RTSn, DSRn, DTRn, RIn, and DCDn) Fully programmable serial interface False start bit detection Complete status register Internal diagnostic capabilities: loopback controls for communications link fault isolation Full prioritized interrupt system controls Available in VHDL or Verilog Block Diagram Figure 1 shows a block diagram of the function. Figure 1: Block Diagram Description The H16450 is a standard universal asynchronous receiver/transmitter (UART) providing 100% software compatibility with the popular Texas Instruments 16450 device. It performs serial-to-parallel conversion on data originating from modems or other serial devices and performs parallel-to-serial conversion on data from a CPU to these devices. Developed for easy reuse in Altera® FPGA applications, the H16450 is available with several device families and optimized with competitive utilization and performance characteristics. Device Utilization & Performance Table 1 lists the typical device utilization results for the megafunction. Table 1. Typical Device Utilization for the Megafunction Device Speed Grade Utilization Performance (fMAX) Parameter Setting Logic Elements I/O Pins EPF10K30E -1 405 40 126 MHz Contact CAST EP20K30E -1 403 40 141 MHz Contact CAST EP1K10 -1 405 40 126 MHz Contact CAST Deliverables EDIF netlist Assignment & configuration Symbol file Include file Vectors for testing the functionality of the megafunction including expected results Documentation Contact Information For additional information, contact CAST. Inc. at: CAST, Inc. 11 Stonewall Court Woodcliff Lake, NJ 07677 USA Tel: +1 (845) 353-6160 Fax: +1 (845) 727-7607 E-mail: OpenCore@cast-inc.com URL: www.cast-inc.com   给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。