文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

IP产品    嵌入式处理器    接口与外设           外设           PCI           PCI Express           Memory Controllers           USB           PCMCIA           Ethernet           I2C           CAN           PowerPC Bus           HyperTransport           RapidIO           SerialLite           Additional Functions           Consortiums           资料    DSP    通信     About IP       运用IP进行设计       IP认证       系统设计       申请IP     IP界合作伙伴       AMPP计划       AMPP核合作伙伴

主页 > 产品 > IP > 接口与外设 > 外设 > H16450S 打印此页 订阅电邮新闻 H16450S from CAST, Inc. Features UART runs all existing 16450 software Fully synchronous design — all inputs and outputs are based on the rising edge of clock Standard asynchronous communication bits (start, stop, and parity) can be added to or deleted from the serial data Transmit, receive, line status, and data set interrupts are controlled independently Programmable baud generator divides any input clock by 1 to (216-1) and generates the 16x clock Independent receiver clock input Modem control functions (CTSn, RTSn, DSRn, DTRn, RIn, and DCDn) Fully programmable serial interface False start bit detection Complete status register Internal diagnostic capabilities: loopback controls for communications link fault isolation Full prioritized interrupt system controls VHDL and Verilog versions available Block Diagram Figure 1 shows a block diagram of the function. Figure 1. H16450S Block Diagram Description The H16450S is a standard UART and is fully compatible with the Texas Instruments 16450 device. It performs serial-to-parallel conversion on data originating from modems or other serial devices, and parallel-to-serial conversion on data from a CPU to these devices. The H16450S UART is designed for easy reuse in Altera® FPGA applications, and users can optimize it for several device families with competitive utilization and performance characteristics. Device Utilization & Performance Table 1 lists the typical device utilization results for the megafunction. Table 1. Typical Device Utilization for the Megafunction Target Device Speed Grade Utilization Performance fmax Logic Elements (LEs) Embedded array blocks (EABs) I/O Pins EPF10K30E -1 418 - 39 86 MHz EP20K30E -1 433 - 39 91 MHz EP1K10 -1 418 - 39 90 MHz Deliverables EDIF netlist Assignment & configuration Symbol file Include file Vectors for testing the functionality (including expected results) of the megafunction Documentation Contact Information For additional information, contact: CAST, Inc. 11 Stonewall Court Woodcliff Lake, NJ 07677 Tel: (201) 391-8300 Fax: (201) 391-8694 E-mail: info@cast-inc.com WWW: http://www.cast-inc.com 给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。