Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 IP产品
   嵌入式处理器
   接口与外设
          外设
          PCI
          PCI Express
          Memory Controllers
          USB
          PCMCIA
          Ethernet
          I2C
          CAN
          PowerPC Bus
          HyperTransport
          RapidIO
          SerialLite
          Additional Functions
          Consortiums
          资料
   DSP
   通信
  
 About IP
      运用IP进行设计
      IP认证
      系统设计
      申请IP
  
 IP界合作伙伴
      AMPP计划
      AMPP核合作伙伴
  

SD/MMC SPI Core

from El Camino GmbH

View Literature
Request Free Evaluation



AMPP Approved
OpenCore Support
SOPC Builder Ready



Features

  • Supports MultiMedia Card (MMC) and Secure Digital (SD) card in serial peripheral interface (SPI) mode
  • Variable data rate up to 20 Mbps
  • Hardware assisted cyclic redundancy check (CRC) calculation
  • Low-level hardware abstraction layer (HAL) drivers included
  • Windows utility for raw data read/write access on PC platform
  • Includes prototyping adapter for Altera® and El Camino Nios® II development boards
  • Optional file allocation tables FAT12/FAT16 stand-alone Nios II file system

Block Diagram

Figure 1. Block Diagram of the Function

Figure 1. Block Diagram of the Function

Description

The SD/MMC SPI core with Altera Avalon® bus interface allows the designer to easily connect SOPC Builder systems to standard MMC and SD card flash-based memory devices. The MMC and SD cards are universal, low-cost data storage and communication media widely used in consumer products such as digital cameras and cellular phones. The SD/MMC SPI core is fully compliant with SOPC Builder and integrates easily into any SOPC Builder-generated system.

For the Nios II processor, El Camino provides low-level driver routines for the SD/MMC SPI core. The drivers provide universal access routines for MMC and SD memory devices, eliminating the need for additional low-level code to read or write raw data from or to the SD/MMC cards.

Device Utilization and Performance

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the SD/MMC SPI Core Megafunction

Target Altera Device

Speed Grade Utilization
Logic Elements
Performance (fMAX)

Cyclone® FPGAs

-6 266 183 MHz

Cyclone II FPGAs

-6 265 226 MHz

Stratix® FPGAs

-5 266 190 MHz

Stratix II FPGAs

-3 254 235 MHz

Deliverables

  • SOPC Builder-ready IP core in VHDL (source code or encrypted netlist)
  • Low-level software drivers for initialization, read and write access (C source code or pre-compiled library)
  • Prototyping adapter for Altera and El Camino Nios II prototyping boards
  • Optional FAT12/FAT16 file system (C source code or pre-compiled library)

Contact Information

For additional information, contact El Camino GmbH at:

El Camino GmbH
Landshuter Str. 1
D-84048 Mainburg
Germany
Tel: +49 (0) 8751-8787-0
Fax: +49 (0) 8751-842876
Email: info@elca.de
URL: www.elcamino.de

  请填写反馈意见