Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 IP产品
   嵌入式处理器
   接口与外设
          外设
          PCI
          PCI Express
          Memory Controllers
          USB
          PCMCIA
          Ethernet
          I2C
          CAN
          PowerPC Bus
          HyperTransport
          RapidIO
          SerialLite
          Additional Functions
          Consortiums
          资料
   DSP
   通信
  
 About IP
      运用IP进行设计
      IP认证
      系统设计
      申请IP
  
 IP界合作伙伴
      AMPP计划
      AMPP核合作伙伴
  

PowerPC Bus Arbiter

from Eureka Technology Inc.

View Literature
Request Free Evaluation



AMPP Approved
OpenCore Support



Features

  • Compatible with all PowerPC bus architectures
  • Manages up to 8 bus masters
  • Supports address pipelining, address only transaction, address retry, and separate address and data bus tenure
  • Fixed and rotating priority

Block Diagram

Figure 1 shows the block diagram for the PowerPC bus arbiter megafunction.

Figure 1. Block Diagram

Figure 1. Block Diagram

Description

The PowerPC bus arbiter megafunction arbitrates the PowerPC address and data buses to allow multiple bus masters or processors to co-exist on the host bus. The megafunction is designed for the PowerPC host bus and works with all PowerPC central processing unit (CPU) families and embedded controllers. The megafunction can be used as a stand-alone function or it can be incorporated in the same device with the bus master or slaves. Both fixed and round-robin priority schemes can be implemented with the arbiter.

To maximize system performance, the megafunction supports advanced features of the PowerPC bus, such as address pipelining, address retry, bus parking, and separate arbitration for the address and data buses. The megafunction allows address pipelining with two outstanding memory accesses.

The megafunction is available in Altera Hardware Description Language (AHDL), Verilog HDL, VHDL, and netlist format. Megafunction sizes vary with customization and with feature changes. Contact Eureka Technology directly for an LE count that is based on user specifications.

Device Utilization Example

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization for the Megafunction
Device Speed Grade Utilization Performance
(fMAX)
Parameter Setting
Logic Cells EABs (1)
EPF10K10 -3 110 0 50 MHz 8 ports, fixed-priority architecture scheme, and highest-priority bus parking
EPF6016 -2 110 - 50 MHz
EPM7128 -1 70 - 66 MHz

Note:

  1. EABs = Embedded array blocks

Contact Information

For additional information, you can contact Eureka Technology, Inc. at:

Eureka Technology, Inc.
4962 El Camino Real
Suite 108
Los Altos, CA 94022
Tel. (650) 960-3800
Fax (650) 960-3805
E-mail: info@eurekatech.com
WWW: http://www.eurekatech.com

  请填写反馈意见