文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

IP产品    嵌入式处理器    接口与外设           外设           PCI           PCI Express           Memory Controllers           USB           PCMCIA           Ethernet           I2C           CAN           PowerPC Bus           HyperTransport           RapidIO           SerialLite           Additional Functions           Consortiums           资料    DSP    通信     About IP       运用IP进行设计       IP认证       系统设计       申请IP     IP界合作伙伴       AMPP计划       AMPP核合作伙伴

主页 > 产品 > IP > 接口与外设 > PowerPC Bus > PowerPC Bus Slave 打印此页 订阅电邮新闻 PowerPC Bus Slave from Eureka Technology Inc. Features Compatible with all PowerPC bus architectures Interfaces with synchronous random access memory (SRAM), synchronous burst SRAM (SBRAM), FLASH, and user local buses Supports data bursting with standard asynchronous SRAM Supports address pipelining and separate address and data tenure Block Diagram Figure 1 shows the block diagram for the PowerPC Bus slave megafunction. Figure 1. Block Diagram Description The PowerPC bus slave megafunction is a multi-function interface between the PowerPC bus and user devices such as asynchronous SRAM, synchronous burst SRAM, FLASH, and user local buses. Together with the PowerPC bus master, PowerPC bus arbiter, and peripheral component interconnect (PCI) host bridge megafunctions, this megafunction provides the complete system function logic function of a PowerPC-based system. To maximize system performance, the megafunction supports advanced features of the PowerPC bus such as address pipelining, address retry, bus parking, and separate arbitration for the address and data buses. The megafunction also supports both single beat and burst data transfer, and it allows address pipelining with two outstanding memory accesses. The megafunction is available in Altera Hardware Description Language (AHDL), Verilog HDL, VHDL, and netlist format. Megafunction sizes vary with customization and feature changes. Contact Eureka Technology for a logic cell count that is based on user specifications. Device Utilization Example Table 1 lists the typical device utilization results for the megafunction. Table 1. Typical Device Utilization for the Megafunction Device Speed Grade Utilization Performance (fMAX) Parameter Setting Logic Cells EABs (1) EPF10K10 -3 170 0 50 MHz 32-bit data, pipelined, back-end burst, and two memory spaces EPF6016 -2 170 - 50 MHz Note: EABs = Embedded array blocks Contact Information For additional information, you can contact Eureka Technology, Inc. at: Eureka Technology, Inc. 4962 El Camino Real Suite 108 Los Altos, CA 94022 Tel. (650) 960-3800 Fax (650) 960-3805 E-mail: info@eurekatech.com WWW: http://www.eurekatech.com 给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。