文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

IP产品    嵌入式处理器    接口与外设           外设           PCI           PCI Express           Memory Controllers           USB           PCMCIA           Ethernet           I2C           CAN           PowerPC Bus           HyperTransport           RapidIO           SerialLite           Additional Functions           Consortiums           资料    DSP    通信     About IP       运用IP进行设计       IP认证       系统设计       申请IP     IP界合作伙伴       AMPP计划       AMPP核合作伙伴

主页 > 产品 > IP > 接口与外设 > USB > USB Function Controller 打印此页 订阅电邮新闻 USB Function Controller from SLS Features Verilog implementation on register transfer level (RTL) Original RTL version of core support for both full speed (12 Mbps) and low speed (1.5 Mbps) Core will perform all USB enumeration in hardware All interfaces are architected as FIFO-based models Cyclical redundancy check (CRC) generation and checking Physical layer interface AvalonTM interconnect compliant Netlist configuration (3 endpoints) Control Endpoint Bulk IN Endpoint Bulk OUT Endpoint Original RTL version of core is configurable for up to 15 additional IN or OUT endpoints with configurable endpoint direction and FIFO buffer for each endpoint Optimized for use with Altera® Nios® embedded processor Description The SLSUSBFSFCV1 USB Function Controller from System Level Solutions is an implementation of the USB core as a netlist for Altera devices. The SLSUSBFSFCV1 core provides a USB function controller that is designed to comply with the USB1.1 specification for full speed (12 Mbps) functions. The core configuration used to generate this netlist has three endpoints                - Control Endpoint                - Bulk IN Endpoint                - Bulk OUT Endpoint The original RTL version of the core is user configurable for up to 15 IN endpoints and for up to 15 OUT endpoints in addition to Endpoint 0. These additional endpoints can be individually configurable for bulk/interrupt or isochronous transfers. Each endpoint requires a FIFO buffer to be associated with it. Block Diagram Click for Larger View Table 1. Typical Device Utilization for the Megafunction Supported Family Device Tested IOBs (1) Utilization Performance (fMAX) Parameter Settings Logic Elements Memory Cyclone™ EP1C20F400C7 - 842 - 48 MHz Contact SLS Note: IOBs = I/O buffers Deliverables Technical OpenCore® evaluation package Core source code  Technical documentation Test bench Information on core deliverables and verification Marketing Customer presentation Contact Information For additional information, contact: System Level Solutions India Pvt. Ltd. 9/A, Radhakrishna Colony, Mangalpura Road (Near Ganesh Crossing) Anand -388001 Gujarat, India or System Level Solutions 14708 White Cloud Court  Morgan Hill, CA 95037 USA Tel: +910-26920-264661 Email: info@slscorp.com URL: http://www.slscorp.com 给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。