文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

IP产品    嵌入式处理器        Nios II           Nios           32/16-Bit 微处理器           8/4-Bit 微处理器           资料    接口与外设    DSP    通信     About IP       运用IP进行设计       IP认证       系统设计       申请IP     IP界合作伙伴       AMPP计划       AMPP核合作伙伴

主页 > 产品 > IP > 嵌入式处理器 > 32/16-Bit 微处理器 > C68000 Microprocessor 打印此页 订阅电邮新闻 C68000 Microprocessor from CAST, Inc. Features Control unit 16-bit two levels instruction decoder Three levels instruction queue Instruction & address 55-instructions (87 assembler mnemonics) 14-address modes Supervisor & user modes (independent stack for both modes) User registers Eight 32-bit data registers Eight 32-bit address register 6-bit status register Data format Integer 8, 16, or 32 bits BCD packet Bit Memory interface Independent data & address buses Asynchronous bus control 4-GB address space 31-bit address bus (optional 32-bit) 8-address spaces (used 5) 16-bit data bus Interrupt controller Seven priority levels Virtually an unlimited number of interrupt sources Vectored or auto-vectored interrupt modes Arithmetic-logic unit 8, 16, 32-bit arithmetic operations 8, 16, 32-bit logical operations Boolean manipulations 16 x 16 bit multiplication (sign or unsigned) 32 / 16 bit division (sign or unsigned) M6800 peripherals family synchronous interface Two or three wire bus arbitration interface Operations executions: Same for data or address registers Block Diagram Description The C68000 is a powerful 16/32-bit microprocessor function that is derived from the MC68000 microprocessor. The C68000 serves interrupts and exceptions, and provides an interface for the M6800 family of peripherals. The C68000 is a microcode-free design developed for reuse in ASIC and programmable logic device (PLD) implementations. The design is strictly synchronous with a synchronous reset, and no internal tri-states. Device Utilization Example Table 1 lists the typical device utilization results for the megafunction. Table 1. Typical Device Utilization for the Megafunction Device Speed Grade Utilization Performance (fMAX) Parameter Setting LEs (1) I/O Stratix™ II EP2S15 -3 4,758 60 29 MHz Contact CAST Stratix EP1S10 -5 6,560 60 69 MHz Contact CAST Cyclone® EP1C12 -6 6,152 60 57 MHz Contact CAST FLEX® EPF10K130 -1 5,823 60 21 MHz Contact CAST APEX™ II EP2A15 -7 5,507 60 36 MHz Contact CAST APEX EP20K160E -1 5,496 60 29 MHz Contact CAST Note: LEs = logic elements; the LE count for Stratix II devices is based on the number of adaptive look-up tables (ALUTs) used for the design as reported by the Quartus® II software Deliverables Encrypted licenses Post-synthesis AHDL or EDIF Assignment & configuration Symbol file Include file Vectors for testing the functionality of the megafunction HDL source licenses VHDL or Verilog RTL source code Testbench Vectors for testbench Expected results for testbench Simulation script Synthesis script Contact Information For additional information, contact CAST, Inc. at: CAST, Inc. 11 Stonewall Court Woodcliff Lake, NJ 07677, USA Tel: +1 (845) 353-6160 Fax: +1 (845) 727-7607 E-mail: OpenCore@cast-inc.com URL: www.cast-inc.com 给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。