Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 IP产品
   嵌入式处理器
       Nios II
          Nios
          32/16-Bit 微处理器
          8/4-Bit 微处理器
          资料
   接口与外设
   DSP
   通信
  
 About IP
      运用IP进行设计
      IP认证
      系统设计
      申请IP
  
 IP界合作伙伴
      AMPP计划
      AMPP核合作伙伴
  

DR8051 8-Bit RISC Microcontroller

from Digital Core Design

View Literature
Request Free Evaluation



AMPP Approved
OpenCore Support
DSP Builder Ready



Features

  • Software-compatible with industry standard 8051
  • RISC architecture
  • 6.7x faster than the original implementation
  • 4-clock periods multiplication
  • 5-clock periods division
  • Up to 16 Mbytes of external standard data memory
  • Up to 256 bytes of internal dual port data memory
  • Up to 64 Kbytes of program memory
  • User-programmable RAMWE and RAMRD pulses in 1 to 8 clock periods
  • De-multiplexed address/data bus, allowing easy connection to memory
  • Data transfer over 16x faster than the original implementation
  • Two 16-bit timer/counters
  • Full-duplex serial port
  • Support for external system functional reviews
  • Fully synthesizable, static synchronous design with no internal tri-states
  • 1-GHz virtual clock frequency faster than the original implementation (over 150 MHz in a typical 0.25µ technological process)

DR8051 8-Bit RISC Microcontroller Block Diagram

Figure 1 shows the block diagram for the DR8051 8-Bit RISC microcontroller megafunction.

Figure 1. DR8051 8-Bit RISC Microcontroller Block Diagram

Figure 1. DR8051 8-Bit RISC Microcontroller Block Diagram

Description

The DR8051 soft core function is binary-compatible with the industry standard 8051 8-bit microcontroller and can achieve performance of up to 55 million instructions per second in today's integrated circuit technologies. The DR8051 function has a RISC architecture that is 6.7x faster than the original implementation.

Device Utilization Example

Table 1 lists the typical device utilization results for the megafunction.

Table 1. Typical Device Utilization
Device Speed Grade Utilization Performance
(fMAX)
Parameter Setting
Logic Cells EABs (1)
EPF10K100E -1 2,049 1 58 MHz Contact DCD
EP20K100E -1 2,120 0 58 MHz Contact DCD
EP1K100 -1 2,096 1 57 MHz Contact DCD

Note:

  1. EABs = Embedded array blocks

Contact Information

For additional information, contact DCD at:

Digital Core Design
Wroclawska 94
41-902 Bytom
Poland
Tel. +48 32 282 82 66
Fax +48 32 282 74 37
E-mail: info@dcd.com.pl
http://www.dcd.com.pl

  请填写反馈意见