Altera提供FPGA, CPLD和ASIC解决方案
  • 下载
  • 文档资料
  • 产品
    • 器件
    • 设计软件
    • IP
    • 开发套件/电缆
    • 设计和支持服务
    • 资料
  • 最终市场
    • 汽车
    • 广播
    • 计算机和存储
    • 消费类
    • 工业
    • 医疗
    • 军事和航空航天
    • 测试和测量
    • 无线通信
    • 有线通信
  • 技术中心
    • DSP
    • 外部存储器
    • 嵌入式处理
    • 收发器
    • 并行I/O
    • 信号完整性
    • 系统集成
  • 教育与活动
    • 培训中心
    • 大学计划
    • 网络研讨会和视频
    • 演示
    • 活动日程
  • 支持
    • 设计和支持资源指南
    • 知识数据库
    • 器件
    • 软件
    • IP
    • 开发套件和电缆
    • 设计范例
    • 参考设计
    • 下载
    • 用户社区和论坛
    • mySupport
  • 公司介绍
    • 关于我们
    • 客户成功案例
    • 合作伙伴
    • 新闻中心
    • 投资者关系
    • 保护环境
    • 职位招聘
    • 联系我们
  • 在线购买
    • 器件
    • 设计软件
    • 开发和教育套件
    • 电缆和可编程硬件
    • IP
  • 全部页面
  • 产品型号
  • 知识数据库
  • 支持&技术资料
  • 论坛 & Wiki

Nios II Networking Solutions

Home > Products > Intellectual Property > Embedded Processors > Nios II > Software Tools > Software > Nios II Networking Solutions

Looking to create a network-connected device? Altera recommends the networking solutions shown in Table 1 for use with the Nios® II processor.

Table 1. Summary of Recommended Networking Solutions for the Nios II Processor
Network Layer Solution/Product Description
Network Protocol Software NicheStack TCP/IP Network Stack - Nios II Edition Source (and evaluation license) ships with the Nios II Embedded Design Suite (EDS), including several reference designs. See below for ordering information.
Nucleus Net Network stack for the Nucleus RTOS from Mentor Graphics® .
NetX Network stack for the ThreadX RTOS available from Express Logic.
MicroC/TCP-IP Network stack for the Micro/C OS-II RTOS available from Micrium.
µCLinux (built-in stack) Community supported by the Nios Forum and Nios Wiki.
eCos (built-in stack) Community supported by the Nios Forum and Nios Wiki.
Lightweight IP (LWIP) network stack Legacy network stack solution (not recommended for new designs).
Media Access Controller (MAC) Altera® Triple-Speed Ethernet MegaCore Function 10/100/1000-Mbps Ethernet MegaCore® function available through Altera.
SMSC LAN91C111—single-chip MAC/PHY Featured solution in Nios II development kits. Includes several reference designs.
Open source 10/100 Ethernet MAC 10/100 Ethernet Development Package available from Microtronix. Also available from OpenCores.org.
Gigabit Ethernet MAC—IFI Proven Nios II processor-ready MAC core. Easily integrated into Nios II processor systems using SOPC Builder.
Other partner Ethernet IP Altera provides a range of Ethernet functions to provide a simple and flexible solution for networking needs.
Ethernet PHY Microtronix Ethernet PHY Design Kit Compatible with Nios II development kits. This board contains the TDK 78Q2120 MII PHY interfaced to an RJ-45 connector and the Santa Cruz headers available from Microtronix.
10/100 Ethernet PHY Daughtercard with National Semiconductor PHY Compatible with Nios II development kits. This board contains the National Semiconductor DP83848 10/100 Ethernet PHY and the Santa Cruz headers available from MoreThanIP.
10/100/1000 Ethernet PHY Daughter Board with Marvell Compatible with Nios II development kits. This board contains the Marvell 88E111 10/100/1000 Ethernet PHY.
10/100/1000 Ethernet PHY Module with National PHY Compatible with Nios II development kits. This board contains the National Semiconductor DP83865 GigPHYTEr and the Santa Cruz headers available from Devboards.de.
  • Download networking design examples
  • Download networking white papers
  • Learn about embedded development kits
  • Learn about Altera's industrial Ethernet solutions

NicheStack TCP/IP Network Stack - Nios II Edition

NicheStack TCP/IP Network Stack - Nios II Edition is a software suite of networking protocols designed from the ground up to provide an optimal solution for designing network-connected embedded devices with the Nios II processor. Product highlights include the following:

  • Zero data copy for ultra-fast performance
  • Standard sockets interface
  • Raw socket support
  • Nonblocking versions of all functions
  • Versatile MSS and window options
  • Connections limited only by memory availability
  • Optional optimized assembly language checksum routines
  • "Predictive" header processing for speed
  • Nagle algorithm (slow start)
  • VJ smoothed round-trip timing
  • Delayed ACKs
  • BSD style "keepalive" option
  • Complete debugging and optimization module

InterNiche Technologies and Altera collaborated to provide a version of InterNiche’s NicheStack IPv4 network stack optimized for the Nios II architecture. The stack has a small footprint, is portable, and delivers high performance without compromising compliance to RFC standards. NicheStack supports a wide variety of physical interfaces, and can be configured as a standard client machine, an Internet protocol router, or a multi-homed server. The suite also contains a comprehensive device networking package, FTP, Telnet, IGMPv1, and DNS and DHCP client components.

In addition to the network stack provided by Altera, optional protocol modules are available to provide advanced networking features to the NicheStack. These modules are sold separately by InterNiche:

  • SNMP protocols
  • Web server
  • Protocol options: PPP, PPPoE, routing, and security protocols
  • TCP/IPv6
  • TCP/IP dual IPv4/v6
  • NAT, RIP, and DNS and DHCP servers
  • More

The NicheStack TCP/IP Network Stack - Nios II Edition is distributed by Altera as full ANSI C source code and includes an evaluation license. If you wish to design with this software suite, you must purchase a license from Altera. Table 2 provides ordering information.

Table 2. NicheStack TCP/IP Network Stack Ordering Code and Pricing Information
Ordering Code Price Ordering Information
IPSW-TCPIP-NIOS

$249

In the United States and Canada, call 1-888-800-0631 or contact your local Altera representative. Outside North America, contact your local distributor. Download the latest version of the Nios II Embedded Design Suite for an evaluation version.
Rate This Page


  • IP和参考设计
    • 所有IP
    • 所有参考设计
    • 桥接和适配器
      • 存储器映射
      • Streaming
    • DSP
      • 滤波和变换
      • 错误检测和纠错
      • 调制和解调
      • 图像与视频处理
    • 嵌入式处理器
      • Nios II
        • 处理器核
          • 快速型CPU
          • 经济型CPU
          • 标准型CPU
        • 优势
          • 低成本
          • 高性能
          • 长生命周期
          • 灵活性
        • 软件工具
          • Nios II IDE
          • Nios II C2H 编译器
          • 软件
        • 开发套件
        • 最终市场
        • 客户成功案例
        • 资料
      • 32/16-Bit 微处理器
      • 8/4-Bit 微处理器
    • 接口协议
      • 通信
      • 以太网
      • 高速
      • PCI
      • 串行
      • 音频和视频
    • 存储器控制器
      • DMA
      • Flash
      • 片内
      • SDRAM
      • SRAM
    • 外设
      • 调试和性能
      • 显示
      • 微控制器外围设备
      • 多处理器协调
  • 关于IP
    • 采用IP设计
      • IP Base Suite
    • 评估和下载IP
    • IP认证
    • 系统设计
    • 申请IP
  • IP合作伙伴
    • 关于AMPP规划
    • IP合作伙伴列表
    Please give us feedback
    产品 | 最终市场 | 技术中心 | 教育与活动 | 支持 | 公司介绍 | 在线购买
    联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明
    Copyright © 1995-2010 Altera International Limited. 版权所有
    Altera Forum
    Altera
    论坛
    RSS
    RSS
    Flickr
    Flickr
    Email Updates
    电邮新闻