Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 逻辑设计
   Quartus II 订购版
      Quartus II 网络版
      ModelSim-Altera
      新特性
  
 DSP设计
      DSP Builder
  
 入门
      FPGA & CPLD
      HardCopy ASIC
  
 转移至Quartus II
      ASIC用户
      MAX+PLUS II 用户
  
 合作伙伴
      EDA合作伙伴
      系统级软件
  
 订购与下载
      订购
      下载
      许可
  

[an error occurred while processing this directive]

EDA ACCESS Partner Profiles: Aldec, Inc.

Overview

Aldec, Inc. is committed to delivering high-performance, hardware description language (HDL)-based design verification software for UNIX, Linux, and Windows platforms. Aldec delivers industry-proven mixed HDL verification products and services to FPGA and ASIC designers worldwide.

Aldec is dedicated and responsive to serving its customers’ needs with its offices located around the globe. Continuous innovation, superior product quality, and total commitment to customer service comprise the foundation of Aldec’s strategic objectives. 

Tools

Aldec’s Active-HDL tool provides Windows users with the design entry and verification tools needed to implement all Altera® devices, including microprocessor support for Excalibur™ devices. Active-HDL’s single design environment allows users to design, test, and implement their Altera devices and get them to the market faster.

Riviera is a cross platform tool supporting UNIX, Linux and Windows. Riviera is a best-in-class verification tool, allowing Altera designers to get the most accurate results in the shortest time.

Table 1 lists Aldec’s design tools that support Altera devices.

Table 1. Design Tools Supporting Altera Devices        
Design Flow Tool Name Comments
System Level
High-Level Design Tools Active-HDL

Active-HDL supports mixed VHDL, Verilog, SystemC, SystemVerilog and EDIF design entries. It also allows high performance simulation and debugging from one closely integrated environment.

Design Entry
Design Entry & Rule Check Active-HDL See Active-HDL description above.
Verification
Simulation Active-HDL See Active-HDL description above.
Riviera

Riviera is a high-performance ASIC and high-density FPGA common kernel verification solution for 32-bit and 64-bit platforms. Support for mixed VHDL, Verilog, EDIF, SystemC, SystemVerilog and Assertions (SVA, OVA and PSL) are available in this unified debugging environment.

In-System Debug Active-HDL See Active-HDL description above.
Riviera See Riviera description above.

Contact Information

For additional information, contact Aldec at:

Aldec, Inc.
2260 Corporate Circle
Henderson, NV 89074 USA

Telephone:  702-990-4400
Fax:               702-990-4414

Email: info@aldec.com
URL:    http://www.aldec.com

  请填写反馈意见