Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 逻辑设计
   Quartus II 订购版
      Quartus II 网络版
      ModelSim-Altera
      新特性
  
 DSP设计
      DSP Builder
  
 入门
      FPGA & CPLD
      HardCopy ASIC
  
 转移至Quartus II
      ASIC用户
      MAX+PLUS II 用户
  
 合作伙伴
      EDA合作伙伴
      系统级软件
  
 订购与下载
      订购
      下载
      许可
  

Design Entry

Design entry tools support design entry and rules check. Table 1 lists design entry tools and their descriptions from several vendors.

Table 1. Design Entry and Rules Check
EDA Vendor Tool Name Description
Aldec Active HDL VHDL
Verilog
C/C++
EDIF
Altium nVisage Design capture
Protel Schematic entry
Celoxica Nexus PDK System-level co-verification
HDL Works Ease/Eale Graphical/test entry
Mentor Graphics® FPGA Advantage Complete integrated design environment for FPGAs
Visual Elite High-level C/C++
SystemC functional modeling and verification
SynaptiCAD VeriLogger Pro Design and verification environment
Synopsys LEDA Coding and design checker
Synplicity Synplify Logic synthesis
Synplify Pro Logic synthesis

 
Third-Party EDA Tools, Listed by Design Flow

Third-Party EDA Tools, Listed Alphabetically

  请填写反馈意见