文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料

逻辑设计    Quartus II 订购版       Quartus II 网络版       ModelSim-Altera       新特性     DSP设计       DSP Builder     入门       FPGA & CPLD       HardCopy ASIC     转移至Quartus II       ASIC用户       MAX+PLUS II 用户     合作伙伴       EDA合作伙伴       系统级软件     订购与下载       订购       下载       许可

主页 > 产品 > 设计软件 > EDA合作伙伴 > EDA ACCESS Partner Profiles: SynaptiCAD 打印此页 订阅电邮新闻 [an error occurred while processing this directive] EDA ACCESS Partner Profiles: SynaptiCAD Overview Tools  Contact Information Overview SynaptiCAD offers a complete line of HDL and timing visualization tools for Altera® devices: TestBencher Pro generates VHDL, Verilog, and C++ test benches from graphical timing diagrams Timing Diagrammer Pro is the industry’s most advanced timing diagram editor VeriLogger Pro is a Verilog simulator with graphical stimulus generation WaveFormer Pro is an FPGA design tool with an interactive HDL simulator Tools Table 1 lists design tools supporting Altera devices. Table 1. Design Tools Supporting Altera Devices Design Flow Tool Name Comments System Level High Level Design Tools TestBencher Pro TestBencher Pro is a graphical test bench generator that reduces the time required to create and maintain test benches. Design Entry Design Entry & Rule Check TestBencher Pro See description of Test Bencher Pro above WaveFormer Pro WaveFormer Pro enables the designer to automatically determine critical paths, verify timing margins, adjust for reconvergent fan-out effects, and perform "what if" analysis to determine optimum clock speed. Timing Diagrammer Pro Timing Diagrammer Pro has a modeless drawing and editing environment; delays, setups, and holds for performing timing analysis; time markers; seven graphical waveform states; virtual and group buses; and clocks with formulas. VeriLogger Pro VeriLogger Pro is a complete design and verification environment for ASIC and FPGA designers. Verification Simulation and Timing Analysis VeriLogger Pro See VeriLogger Pro description above TestBencher Pro See TestBencher Pro description above WaveFormer Pro See WaveFormer Pro description above Timing Diagrammer Pro See Timing Diagrammer Pro above Contact Information For additional information, contact Donna Mitchell at: SynaptiCAD 520 Prices Fork Rd #C4 Blacksburg VA 24060 USA Tel. 540-953-3390 E-mail: sales@syncad.com   URL: www.syncad.com 给本页评分

请填写反馈意见

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  器件 | 设计软件 | IP | 设计服务 | 开发套件及配件 | 资料  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。