Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 PLD 设计
   设计流程
          PLD设计
          综合
          布局与布线
          验证与仿真
   产品
   EDA合作伙伴
      资料
  
 系统级设计
   产品
      系统级合作伙伴
      资料
  
 嵌入式软件设计
   产品
      嵌入式合作伙伴
      资料
  
 设计流程
      FPGA
  
 Switching to Quartus II
   Xilinx用户
      ASIC用户
  
 订购与下载
      订购
      下载
      许可
  

Close Timing Faster with Quartus II Software

Design to win! The Quartus® II software enables designers to balance multiple design constraints easily by including the most technologically advanced timing closure tools and features. Altera also provides comprehensive documentation to guide the design optimization process.

The Quartus II software timing closure methodology helps designers meet timing requirements on all clocks in a design with fewer iterations. Altera is the first programmable logic supplier to develop and deliver a timing closure methodology as an integrated part of its existing tools suite at no additional cost. As shown in Figure 1, the Quartus II timing closure methodology enables close interaction between synthesis, timing analysis, floorplan editing, and place-and-route processes to balance multiple design constraints, including multiple clocks, routing resources, and area constraints to meet complex timing requirements easily. Commonly used in multi-million gate ASIC designs, methodologies for timing closure have been validated as a fundamental requirement for highly complex digital designs.

Figure 1: Improved Quality of Results with Fewer Design Iterations

Discover the Quartus II Software Timing Closure Methodology

Quartus II software includes a comprehensive suite of features to help designers close timing faster as shown in Table 1. The Quartus II Software Handbook gives information on how to use the new timing closure methodology in the Quartus II software.

Table 1: Timing Closure Methodology Features & Benefits
Feature Benefit
Advanced Place-and-Route & Physical Synthesis Algorithms Saves engineering time and effort by providing faster push-button performance results
LogicLock Block-Based Design Flow Improves control over placement and routing and enables effective team design 
Design Space Explorer Script   Increases performance and saves engineering time by automatically seeking out optimum performance and Quartus II software settings
RTL Viewer Saves time by providing a schematic representation of VHDL and Verilog designs before behavioral simulation, synthesis, and place and route
Timing Wizard Saves engineering time & offers convenience
Clear Box Models Improves the accuracy of timing estimates from synthesis tools; improves performance
Cross-Probing Increases performance through better analysis tools
Timing Closure Interactive Floorplan Improves analysis of timing data in the floorplan
Path-Based Assignments Improves performance, reduces iterations
Support ASIC Timing Constraints Migrates an ASIC design with constraints to an Altera FPGA
Chip Editor Reduces verification time by enabling small, post-place-and-route, design changes to be implemented in minutes
Incremental Fitting Reduces compile times while maintaining timing closure when implementing small HDL changes by performing an incremental place-and-route on the new or changed logic

Related Links



  请填写反馈意见