Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  器件   |   设计软件   |   IP   |   设计服务   |   开发套件及配件   |   资料  

 PLD 设计
   设计流程
   产品
   EDA合作伙伴
      资料
  
 系统级设计
   产品
      系统级合作伙伴
      资料
  
 嵌入式软件设计
   产品
      嵌入式合作伙伴
      资料
  
 设计流程
      FPGA
  
 Switching to Quartus II
   Xilinx用户
      ASIC用户
  
 订购与下载
      订购
      下载
      许可
  

System-Level Design Partners

Altera works closely with third-party partners to simplify system-level design so designers can work at higher levels of abstraction.

DSP Design

The Altera® DSP Builder is a digital signal processing (DSP) development tool that connects The MathWorks' Simulink, an industry-leading system-level DSP tool, with Altera's industry-leading Quartus® II design software. DSP Builder provides a seamless design flow for designers to perform algorithmic design in MathWorks' MATLAB software and system integration in Simulink. Designers then port the design to hardware description language (HDL) files for use in Altera's Quartus II software.

Embedded Systems Design

SOPC Builder ReadyAltera awards the SOPC Builder Ready certification to Altera or third-party intellectual property (IP) cores that have plug-and-play integration with the SOPC Builder software. These cores support the Avalon™ interface (e.g., the Nios® II processors and peripherals) and include software drivers, example code, or other software design files. Refer to the SOPC Builder Ready web page for more information about SOPC Builder Ready IP cores and partners.



 
The MathWorks & Altera

SOPC Builder-Ready IP cores from the IP MegaStore™

   
注册索取最新邮件通知

  请填写反馈意见