Altera提供FPGA, CPLD和ASIC解决方案
  • 下载
  • 文档资料
  • 产品
    • 器件
    • 设计软件
    • IP
    • 开发套件/电缆
    • 设计和支持服务
    • 资料
  • 最终市场
    • 汽车
    • 广播
    • 计算机和存储
    • 消费类
    • 工业
    • 医疗
    • 军事和航空航天
    • 测试和测量
    • 无线通信
    • 有线通信
  • 技术中心
    • DSP
    • 外部存储器
    • 嵌入式处理
    • 收发器
    • 并行I/O
    • 信号完整性
    • 系统集成
  • 教育与活动
    • 培训中心
    • 大学计划
    • 网络研讨会和视频
    • 演示
    • 活动日程
  • 支持
    • 设计和支持资源指南
    • 知识数据库
    • 器件
    • 软件
    • IP
    • 开发套件和电缆
    • 设计范例
    • 参考设计
    • 下载
    • 用户社区和论坛
    • mySupport
  • 公司介绍
    • 关于我们
    • 客户成功案例
    • 合作伙伴
    • 新闻中心
    • 投资者关系
    • 保护环境
    • 职位招聘
    • 联系我们
  • 在线购买
    • 器件
    • 设计软件
    • 开发和教育套件
    • 电缆和可编程硬件
    • IP
  • 全部页面
  • 产品型号
  • 知识数据库
  • 支持&技术资料
  • 论坛 & Wiki

Design and Support Resources Guide

主页 > 支持 > Design and Support Resources Guide

Show All / Hide All

This guide highlights and explains Altera's online design and support resources. The information is divided into four main sections to quickly guide you to resources that can help you with your product development.

<img src="/common/icons/icon-research.gif" width="15" height="15" alt="Research"> Research
  • Research Research
    • Information to help you select the right devices and development tools

    • Product Literature
      • Our literature and technical documentation section lists handbooks (that include data sheets), application notes, user guides, manuals, pin connection guidelines, pin-out files, errata sheets, release notes, reliability reports and more. You'll find product information, like our Product Selector Guides, end market and corporate literature, as well as documentation on our FPGA, CPLD and ASIC devices and our development software, intellectual property (IP) cores and technology.   You can also request literature services such as subscriptions to weekly Technical Updates on new or changed documents, eNewsletters and email announcements for updates on Altera® products, training, upcoming events and more.

    • Design Software Tools
      • Product information on Altera's design suite, including Quartus® II development software Subscription Edition and Web Edition (see Quartus II Subscription Edition vs. Web-Edition (PDF) for comparison), SOPC Builder, ModelSim®-Altera software simulator, the Nios® II Embedded Design Suite, and DSP builder.

    • Devices
      • Product information on each Altera device series. You can use the left column navigation bar to see a summary of features and capabilities and descriptions about each device series. Or you can select a family in the series from the listings on the page. For example, you can view the About Stratix® Series page or go directly to information on the Stratix IV FPGA family.

    • Webcasts
      • Short view-on-demand presentations about our FPGA, CPLD, and ASIC devices, industry topics, and related design software and intellectual property (IP).

    • Example Designs
      • Ready-to-use design examples to deliver efficient solutions to design problems. Use these examples to instantiate individual building blocks for use in a system design. For example, variations of external memory controller applications targeting Stratix® and Cyclone® FPGA families. Additional design examples can be found as associated with Application Notes and User Guides.

        An index of complete system reference designs using Altera® intellectual property (IP) cores and tools: PCIe, SRIO, SDI, Triple-Speed Ethernet and other high-speed interfaces, memory controllers, embedded processors and digital signal processing (DSP). Downloadable with an Altera.com account. Please log in to access

    • End Market Solutions
      • High-level, end market solutions for automotive, computer and storage, industrial, military, wireless, broadcast, consumer, medical, test & measurement and wireline applications.

    • Technology Center
      • Introductory and in depth technical materials covering Altera® technology, including: transceiver portfolio and architecture, single-ended and differential I/O standards, the Signal Integrity Center, and solutions for digital signal processing (DSP), embedded processing, and external memory interfaces.

    • Intellectual Property (IP)
      • A searchable database of Altera IP cores, related development kits, and reference designs, along with IP certification and licensing information. For a free in-system evaluation of Altera® and partner IP see AN 320: OpenCore Plus Evaluation of Megafunctions (PDF). You can also use the Transceiver Protocol Support selector guide to help select the right device for a chosen application.

    • System Building
      • Design embedded systems with the Quartus® II development software and SOPC Builder tool. Build and simulate DSP systems using MathWorks/Simulink-to-FPGA DSP Builder design tool.

    • Development Kits
      • Wide range of Altera and Partner development kits to address a variety of applications.  Many development kits feature a standard host interface that accepts High Speed Mezzanine Cards (HSMC) daughter cards.  Applications include PCIe, Ethernet, DVI, and more.

    • Design and Support Services
      • Learn about Altera and Partner Professional design services to assist you in your product design.

    • Buy Online
      • Online store for Altera devices, tools, development kits, programming hardware and cables.

    <img src="/common/icons/icon-downloads.gif" width="15" height="15" /> Downloads and Training
  • Downloads and Training
    • Prepare to design with Altera®  products.

    • Download Center
      • Download Quartus® II software tools (latest and legacy), Nios® II Embedded Design Suite, ModelSim®-Altera, intellectual property (IP), license daemons, Gerber files and PCB footprints, SPICE and IBIS models, device programming software, and more.

    • Get a License
      • Review licensing options and get a license for software, intellectual property (IP), and development kits for products you have downloaded or purchased from Altera.   Requires and Altera.com account to access. Please log in to access

    • Installation and Licensing Support
      • A central repository for installation and licensing support documentation. Refer to Altera Software Installation and Licensing (PDF) or use the licensing troubleshooter as a step-by-step diagnostic tool.

    • Altera Training Resources
      • Choose the training format, topic, and location. Use search courses to focus your selection. You can also view training partners outside of North America.  Note, an Altera.com account is required to register for courses.  Please log in to access

      • Training Curricula
        • Series of courses for targeted designers – FPGA, CPLD, ASIC, embedded systems, ASIC-to-FPGA, digital signal processing (DSP), and system-on-a-chip (SOC).

      • Instructor-led Training
        • In depth instructor-led training, typically with hands-on exercises.

      • Online Training (Free)
        • Review the technical training catalog for free online training on topics ranging from tool usage to digital signal processing (DSP) filters, DDR implementation, and more.

      • Online Demonstration Center (Free)
        • An online demonstration center providing quick, free demonstrations to introduce Quartus® II software tools and Nios® II Processor embedded tools to new users.

    <img src="/common/icons/icon-design-resources.gif" width="15" height="15" /> Design Resources
  • Design Resources
    • Help for every phase of product development

    • Design Phase
      • Design Flows
        • An overview of the design flow for FPGA, CPLD, HardCopy® ASIC, DSP, and how to get started with Nios® II processor and Nios II Embedded Design Suite (EDS) development tools.

      • System Design Tools
        • Reference materials and support for Nios® II embedded processing systems, SOPC Builder and digital signal processing (DSP) support including links to development kits and reference designs.

      • Quartus II Design Checklist
        • Thorough checklist for design planning, implementation, optimization and timing closure, I/O planning and constraints, PowerPlay Early Power Estimator (EPE), Quartus II PowerPlay power analysis and optimization, and on-chip debug (OCD).

      • Pin Connections
        • Pin-Out Files for Altera Devices
          • Files listing Altera® device pin-out descriptions. There are up to three types of files for each device: Portable Document Format Files (.pdf), Text Files (.txt), and Microsoft Excel Files (.xls).

        • Device Pin Connections Guidelines
          • Altera recommended pin connections for each device. Note:  You need to apply simulation results to the design to verify proper device functionality.

        • Schematic Review Worksheet
          • Schematic Review Worksheets for selected Stratix® II, Stratix III, Stratix IV, Cyclone® III and Arria® II FPGAs to assist you in reviewing schematics and tracking deviations from Altera's Device Pin Connections Guidelines.

      • Board Design and Signal Integrity
        • Power Management Resources
          • Power management resources for estimating power at various stages of your design.  Early Power Estimator (EPE) tools are for use before or during the design process to estimate power usage.  The PowerPlay power analyzer tools are for accurate power estimation after the design is complete.

        • Power Distribution Network (PDN) Tool
          • Graphical tool used with all Altera® FPGAs to optimize the board-level PDN.  Link includes a dedicated PDN tool for Stratix IV FPGAs.

        • Board Design Guidelines
          • Consolidated information on all aspects of board design, including transceiver design, PDN, power dissipation and thermal management, simultaneous switching noise (SSN), PCB layout, signal integrity, JTAG debugging and configuration, external memory controllers, and more.

        • Board Design and IO Resources
          • Board design resources and I/O management for users of the Quartus® II development software tools.

        • Signal Integrity Center
          • IBIS Models, SPICE Models, board-level and device-level signal integrity tools, simultaneous switching noise (SSN) estimator, training, and partners.

      • External Memory Interfaces
        • Complete memory interface design solutions for high-speed memory and external memory interface design examples.

      • Phase-Locked Loop (PLL) Management
        • Summary and comparison matrix of PLL resources and features available in Stratix and Cyclone device families.

      • HardCopy Design
        • Summary and comparison matrix of HardCopy® series ASICs and links to the Hardcopy IV ASIC family available with 6.5+ Gbps transceivers.

    • Implementation Phase
      • Configuration and Programming
        • Summary of the configuration schemes supported by Altera devices and links to all resources and reference materials.

      • Design Entry and Planning
        • Guidelines on planning and structuring your design, as well as details about managing metastability in your design, and HDL coding styles.

      • Advanced Synthesis Cookbook
        • PDF containing a collection of circuit building blocks and related discussions. Download also the advanced synthesis design files from manuals.

      • Synthesis and Netlist Viewers
        • Altera and third-party synthesis tools.

      • Scripting
        • Comprehensive command-line and Tcl design flows.

      • Incremental Compilation
        • How to use incremental compilation to segment your design into logical design partitions allowing top-down and bottom up design methodologies.  Save compilation time in top-down and facilitate team work in bottom-up.

      • Design Optimization
        • Optimize a design for area and timing.  Resources to help with design optimization, physical synthesis, and the Design Space Explorer (DSE).

      • Timing Analysis
        • TimeQuest
          • Static timing analyzer, TimeQuest, supports the industry-standard Synopsys Design Constraints (.sdc) format.  Use the Quartus® II TimeQuest Timing Analyzer Cookbook (PDF) for a collection of scenarios, guidelines and recommendations.

        • Switching to TimeQuest (PDF)
          • Benefits and process of Switching to the Quartus® II TimeQuest Timing Analyzer (PDF) from the Quartus II Classic Timing Analyzer.

    • Verification Phase
      • Simulation and Verification
        • A collection of simulation and formal verification resources to help you understand the tools Altera supports, documents and design examples showing how to use these tools, and step-by-step diagnostic tools to help solve common problems.

      • On-Chip Debug
        • A resource center for tools that allow real-time capture of internal nodes in your design.  Plus Quick Design Debugging Using Signal Probe (PDF) and Design Debugging Using the SignalTap II Embedded Logic Analyzer (PDF).

    <img src="/common/icons/icon-support.gif" width="15" height="15" alt="Support Help" /> Support Help
  • Support Help Support Help
    • Troubleshoot common problems.

    • Knowledge Database (KDB)
      • Most recent solutions, known issues, troubleshooters, and self-help tools. Also access to advanced search, search tips, and the KDB Browser to search solutions by product category, area, and sub-area.

    • Troubleshooters
      • Step-by-step diagnostic tools to solve common technical problems, including licensing, ModelSim®  software simulation, timing analysis, PLL loss of lock, FPGA configuration, JTAG configuration and ISP, parallel flash loader (PFL), Jam, JBC and SVF programming.

    • Altera Forum
      • The Forum brings Altera users together to learn from each other.  At the Altera Forum, you can share projects, news, and ideas related to Altera® products.

    • Nios Forum
      • The Nios Forum is the center where users can share ideas about the Nios II processor and embedded operating systems.

    • Nios Community Wiki
      • A community for Nios II users to collaborate on user guides, design tips, and frequently asked questions.

    • Design and Support Services
      • Learn about the professional design and support services offered by Altera and Altera partners.

    • mySupport
      • Submit a service request (SR) to an applications engineer.  Requires and Altera.com account to access. Please log in to access

    • Contacting Altera
      • Altera contact information, including sales offices, distributors and representatives, plus corporate office addresses, telephone numbers, and email addresses.

    NOTE:

    1. Please log in to access Indicates an Altera.com account is required to access the information.

    Show All / Hide All

    给本页评分


  •  
  •  

     

     

     

    请填写反馈意见
    产品 | 最终市场 | 技术中心 | 教育与活动 | 支持 | 公司介绍 | 在线购买
    联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明
    Copyright © 1995-2010 Altera International Limited. 版权所有
    Altera Forum
    Altera
    论坛
    RSS
    RSS
    Flickr
    Flickr
    Email Updates
    电邮新闻