Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 FPGA
      Stratix IV(E和GX)
      Stratix III
      Stratix II/Stratix II GX
      Stratix/Stratix GX
      Arria GX
      Cyclone III
      Cyclone II
      Cyclone
  
 CPLD
      MAX II
      MAX 3000A
      MAX 7000
  
 ASIC
      HardCopy III
      HardCopy II
      HardCopy Stratix
      HardCopy APEX 20K
  
 下载
      器件管脚列表
      Gerber Files
      IBIS模型
   BSDL/BST
          IEEE 1149.1
          IEEE 1532
      PCB符号
  
 配置/编程
   配置
   编程
   编程工具
  
 功耗
   功耗管理
      早期功耗估算器
      认证的电源解决方案
  
 I/O
      I/O规格
      特性
      热插拔
  
 PLL与时钟管理
      概要
      PLL基础
      在软件中使用PLL
      Jitter信息
      时钟网络
      术语
  
 封装和板级设计
      封装规格
      热阻
      布局/Socket
      制造
  
 质量与可靠性
      MSL 计算器
      认证
   环境
      PCN & Advisories
   报告
  
 失效分析
      概要
      失效分析能力
  

IEEE 1532 BSDL Files

You can browse boundary-scan description language (BSDL) files by Altera® device family. You can use these BSDL files for pre-configuration boundary-scan test (BST). For post-configuration BSDL files, please refer to BSDLCustomizer. You can use the same BSDL file regardless of speed grade or temperature.

You will need an IEEE 1532 BSDL file (programming algorithm) and an in-system configurable (ISC) file (programming data) to execute in-system programmability (ISP). Methods of generating the ISC file can be obtained from the Quartus® II Handbook.

Table 1. IEEE 1532-Compliant BSDL Files
Device Type Device Family Part Number Prefix
Configuration Devices Enhanced Configuration Device EPC
CPLDs MAX® 3000 EPM3
MAX 7000 EPM7

For enhanced configuration (EPC) devices , the ISC file can be generated by using svf2isc script. The script and user guide are avalaible in the following zip file:

If you have any questions or concerns about the contents of these files, visit Altera's mySupport.

  请填写反馈意见
  注册索取最新邮件通知