|
|
 |
Cyclone Device Configuration
Configuration Scheme Overview
CycloneTM devices support the following configuration schemes:
- Serial - To Conserve Pins
How to Configure Cyclone Devices
- For Prototyping or Debugging
- Using Altera Programming Cables
- The Quartus® II programmer supports configuring Cyclone devices directly using PS or JTAG interfaces via Altera® programming cables.
- In the Field
Frequently Asked Questions
- What is the status of the I/O pins if the
VCCIO of the I/O banks in which these pins reside is not applied during configuration for Stratix® II, Stratix and Cyclone devices?
- What solutions does Altera offer for soft-error/SEU mitigation?
- Do I need a pull-up resistor on the
DATA configuration input signal of my Stratix, Stratix GX, or Cyclone device?
- Which Altera devices have internal oscillators that are active during normal device operation?
- Does the static supply current for Stratix, Stratix GX and Cyclone devices differ before and after configuration?
- What is the value of the internal weak pull-up resistors for the AS configuration pins (
DATA0, DCLK, nCSO and ASDO), when the Cyclone device is set in AS mode (MSEL[1:0] = 2'b00)?
- Which of the Altera devices support
CONFIG_IO Instruction?
- What is a serial configuration (EPCS) device?
- Can you cascade EPCS devices?
- What input file should be used to program a EPCS?
- How many times can I program and erase the serial configuration devices (EPCS1 and EPCS4)?
- Is it acceptable to toggle the
DATA and DCLK signals once a Stratix or a Cyclone device has entered user mode?
- What is
CONFIG_IO?
- Can you set the power-on reset time (POR) in Cyclone devices?
- Do I need to power the
VCCIO of every IO bank in my Stratix, Stratix GX, Cyclone, or APEXTM II device in order to have a successful configuration?
- Do I need to make any change to the Raw Binary File (.rbf) when I use JRunner to configure Cyclone devices?
- What are the considerations when configuring Cyclone EP1C6 using JTAG-based configuration?
- How can I create a compressed configuration bitstream to take advantage of the Cyclone FPGA's on-chip decompression feature?
- The option "Auto-restart configuration after error" is available for AS mode according to the datasheet. However, if you search for this feature in Quartus II version 4.2 SP1 help, it says it only applies to PS mode. Which is correct?
- Why does configuration behavior for an Altera FPGA device behave differently with Quartus II software versions 4.1 and 4.2 if there is an configuration device that will perform configuration if nCONFIG is toggled?
|
|
|
文档资料
> 
