文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

FPGA       Stratix IV(E和GX)       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLD       MAX II       MAX 3000A       MAX 7000     ASIC       HardCopy III       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     下载       器件管脚列表       Gerber Files       IBIS模型    BSDL/BST       PCB符号     配置/编程    配置           配置方案           指导方针           比较           特性           配置器件           解决方案           Stratix IV        Stratix III        Stratix II/Stratix II GX        Stratix/Stratix GX        Cyclone III        Cyclone II        Cyclone        APEX II        APEX 20K/E/C        Mercury                PS                JTAG                PPS                PPA        ACEX 1K        FLEX 10K/E/A    编程    编程工具     功耗    功耗管理       早期功耗估算器       认证的电源解决方案     I/O       I/O规格       特性       热插拔     PLL与时钟管理       概要       PLL基础       在软件中使用PLL       Jitter信息       时钟网络       术语     封装和板级设计       封装规格       热阻       布局/Socket       制造     质量与可靠性       MSL 计算器       认证    环境       PCN & Advisories    报告     失效分析       概要       失效分析能力

主页 > 支持 > 器件 > 配置 > Mercury 打印此页 发送此页 Mercury Device Configuration Configuration Scheme Overview MercuryTM devices support the following configuration schemes: Serial - To Conserve Pins Passive Serial (PS) Uses an external intelligent host such as a PC, an enhanced configuration (EPC) device (PDF), or a microprocessor to control the configuration process synchronously and suppy the configuration data serially to a Mercury device. JTAG Configures the Mercury device via the IEEE Standard 1149.1 interface. Parallel - For Faster Configuration Passive Parallel Synchronous(PPS) Uses an external intelligent host, such as a PC or microprocessor to control the configuration process synchronously and supply the configuration data in a parallel manor to the Mercury device. Each configuration data byte requires eight DCLK cycles. The configuration time in the PPS scheme is similar to the configuration time in the PS scheme provided the DCLK frequencies for both schemes are the same. Passive Parallel Asynchronous (PPA) Uses an external intelligent host, such as a PC or microprocessor, to control the configuration process asynchronously and supply the configuration data in a parallel manor to the Mercury device. How to Configure Mercury Devices For Prototyping or Debugging Using Altera Programming Cables The Quartus® II programmer supports configuring Mercury devices directly using PS or JTAG interfaces via Altera® programming cables. In the Field Using an EPC Device (PDF) The EPC device configures the Mercury device automatically after power up. However, you need to program the EPC device first. MAX Series Configuration Controller Using Flash Memory (PDF) A MAX® or MAX II device is used as a flash memory configuration controller to configure Altera FPGAs Source code (PDF) Frequently Asked Questions Regarding Mercury Configuration What are the configuration file sizes of the EP1M350 and EP1M120 devices? Which Altera JTAG-compliant devices offer the optional JTAG IDCODE command? How many times can I reprogram or reconfigure an Altera device? How can I create a Chain Description File (.cdf) for JRunner use in the Quartus II software? What input files are needed by JRunner? What are the I/O characteristics of an unconfigured APEXTM-E or Mercury device during boundary-scan test (BST)? 给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。