Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 FPGA/CPLD
      Cyclone II
      MAX II
      Stratix II
      Stratix/Stratix GX
      Cyclone
  
 结构化ASIC
      HardCopy II
      HardCopy Stratix
      HardCopy APEX 20K
  
 下载
      器件管脚列表
      Gerber Files
      IBIS模型
      BSDL/BST
      PCB符号
  
 功耗及电源
   功耗管理
      早期功耗估算器
      认证的电源解决方案
  
 电路板设计
      指导
      热插拔
      布板技术
  
 信号完整性
      简介
   首要原则
      仿真模型
      设计服务
  
 编程
      编程方式
   传统方式
   在系统编程
          嵌入式
          供应商支持
   Jam STAPL
      ASAP2
      配置
  
 质量及可靠性
      认证
   环境
      PCN及建议
   报告
  
 封装
      制造
      封装规格
      热阻隔
  
 失效分析
      简介
      失效分析能力
  

Altera Support for In-System Programmability

In-system programmability (ISP) permits electrically erasable read-only memory (EEPROM) and flash-based devices to be programmed after they have been mounted on a printed circuit board (PCB). ISP-capable programmable logic devices (PLDs) allow designers and manufacturers to accelerate development time, simplify the manufacturing flow, lower inventory costs, and improve PCB testing capabilities.

Altera® ISP-capable PLDs provide designers with two benefits: easy prototyping and streamlined manufacturing flow.

Easy Prototyping

Altera ISP-capable PLDs attach directly to the PCB, eliminating the need for development sockets. ISP-capable devices simplify prototyping by allowing designers to make changes to the devices on the board quickly, shortening the design cycle and reducing the likelihood of damage due to extensive handling. Designers can save more time by using a programming interface that can program multiple devices simultaneously.

Streamlined Manufacturing Flow

Device programming with ISP-capable devices simplifies the standard manufacturing flow. Eliminating a dedicated programming step in the manufacturing process, and combining programming with board-testing improves manufacturing efficiency and increases throughput. Because design revisions do not waste devices or involve reprogramming or re-labeling, using ISP-capable devices can help increase the manufacturing yield, save time, and reduce programming errors. Figure 1 shows how ISP-capable devices streamline the manufacturing flow compared with traditional PLDs.

Figure 1. ISP-Capable PLDs vs. Traditional PLDs

Figure 1. ISP-Capable PLDs vs. Traditional PLDs

In-Field Upgrades

Designers can easily maintain and upgrade ISP-capable devices in the field to fix mistakes, add new functions and features, or make changes to conform to a new standard, reducing overall costs and time-to-market for new products.

Altera ISP-Capable Devices

MAX ON BOARDAltera's MAX®  II, MAX 7000, MAX 3000A device families, and selected configuration devices are all ISP-capable. Designers can implement the ISP feature through industry-standard Joint Test Action Group (JTAG) test ports, and use the JTAG interface to program devices and functionally test the PCB in a single manufacturing step, saving both testing time and assembly costs. For details, go to the MAX II, MAX 7000, MAX 3000A, and configuration devices web pages.

ISP & the Quartus II Software

Altera ISP-capable PLDs allow designers to solder blank devices directly to the PCB, and then program and reprogram the devices during the design cycle. The Altera Quartus® II design software maintains the pin-outs when changes are made to the logic. By maintaining pin-outs, the Quartus II software helps eliminate the need for PCB re-spins and allows the board to be manufactured early in the design cycle, reducing time-to-market and lowering design costs.

The Quartus II software offers automatic software support for generating Jam™ Standard Test and Programming Language (STAPL) (.jam), Jam Byte Code (.jbc), and Serial Vector Format (.svf) files. Users can access these features at no cost by downloading the Quartus II Programmer.

ISP via Embedded Processors

Using the vendor- and platform-independent Jam STAPL, programming Altera devices via embedded processors is now easier and quicker. For more information, go to the ISP via an Embedded Processor and ISP & Jam STAPL pages.

ISP & In-Circuit Testers

Designers using in-circuit testers to program Altera ISP-capable devices can find information on vendor support for Altera ISP on the Using In-Circuit Testers to Program ISP-Capable Devices page. For more information on Jam STAPL, go to the ISP & the Jam STAPL page.

Altera ISP Literature

For additional information on Altera ISP devices and ISP-capable devices, refer to the ISP literature page.

The Altera Digital Library includes an ISP section that contains versions of all current literature on Altera ISP. The CD-ROM contains information on Altera ISP-capable devices, ByteBlaster™ II, MasterBlaster™, USB Blaster™, and BitBlaster™ cables; in-circuit test (ICT) vendor support, and much more. The CD-ROM also contains several technical briefs and a cost-benefit analysis illustrating the advantages of Altera ISP-capable devices.

To request a copy of the Altera Digital Library CD-ROM, go to the Altera Digital Library request page.

  请填写反馈意见