Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 FPGA/CPLD
      Cyclone II
      MAX II
      Stratix II
      Stratix/Stratix GX
      Cyclone
  
 结构化ASIC
      HardCopy II
      HardCopy Stratix
      HardCopy APEX 20K
  
 下载
      器件管脚列表
      Gerber Files
      IBIS模型
      BSDL/BST
      PCB符号
  
 功耗及电源
   功耗管理
      早期功耗估算器
      认证的电源解决方案
  
 电路板设计
      指导
      热插拔
      布板技术
  
 信号完整性
      简介
   首要原则
      仿真模型
      设计服务
  
 编程
      编程方式
   传统方式
   在系统编程
          嵌入式
          供应商支持
   Jam STAPL
      ASAP2
      配置
  
 质量及可靠性
      认证
   环境
      PCN及建议
   报告
  
 封装
      制造
      封装规格
      热阻隔
  
 失效分析
      简介
      失效分析能力
  

JTAG Technologies ISP Support

Technologies

JTAG Technologies provides a complete line of software and hardware products for board testing and programming CPLDs and flash devices using boundary-scan. The graphical development products use printed circuit board (PCB) design information and BSDL files to rapidly generate tests and programming applications. The CPLD tools support all Altera® products including Altera’s MAX® CPLDs. MAX CPLD programming support, based on JEDEC’s Standard Test and Programming Language (STAPL) and IEEE-1532 standard, is also available using a highly automated generation tool.

Execution of boundary-scan applications takes place either on a stand-alone station or integrated within an already-existing test process such as that for in-circuit, flying probe, or functional testing.

JTAG Technologies offers full technical support world-wide for its products, including out-sourced application development.

Related Links

JTAG Technologies web site

  请填写反馈意见