Altera Home Page
文档资料 许可
在线购买 下载

  主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买  
  mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计  

 FPGA/CPLD
      Cyclone II
      MAX II
      Stratix II
      Stratix/Stratix GX
      Cyclone
  
 结构化ASIC
      HardCopy II
      HardCopy Stratix
      HardCopy APEX 20K
  
 下载
      器件管脚列表
      Gerber Files
      IBIS模型
      BSDL/BST
      PCB符号
  
 功耗及电源
   功耗管理
      早期功耗估算器
      认证的电源解决方案
  
 电路板设计
      指导
      热插拔
      布板技术
  
 信号完整性
      简介
   首要原则
      仿真模型
      设计服务
  
 编程
      编程方式
   传统方式
   在系统编程
   Jam STAPL
          嵌入式
          供应商支持
      ASAP2
      配置
  
 质量及可靠性
      认证
   环境
      PCN及建议
   报告
  
 封装
      制造
      封装规格
      热阻隔
  
 失效分析
      简介
      失效分析能力
  

Programming Support for Jam STAPL Language

 

Altera ISP As time-to-market pressures increase, design engineers require advanced system-level products to ensure problem-free development and manufacturing. Programmable logic devices (PLDs) with in-system programmability (ISP) can help accelerate development time, simplify the manufacturing flow, lower inventory costs, and improve printed circuit board (PCB) testing capabilities.

The Jam standard test and programming language (STAPL) is compatible with PLDs that offer ISP. Jam STAPL is a major step forward in providing a software-level standard for in-system programming. Programming support for Jam STAPL is offered by an ever-growing number of vendors. The following vendors support Jam STAPL:

Check back to this site for the latest updates on Jam STAPL support.

  请填写反馈意见