文档资料 许可 在线购买 下载 全部页面 技术资料 产品型号

主页   |   产品   |   支持   |   最终市场   |   技术中心   |   教育与活动   |   公司介绍   |   在线购买

mySupport   |   器件   |   软件   |   IP   |   设计范例   |   参考设计

FPGA       Stratix IV(E和GX)       Stratix III       Stratix II/Stratix II GX       Stratix/Stratix GX       Arria GX       Cyclone III       Cyclone II       Cyclone     CPLD       MAX II       MAX 3000A       MAX 7000     ASIC       HardCopy III       HardCopy II       HardCopy Stratix       HardCopy APEX 20K     下载       器件管脚列表       Gerber Files       IBIS模型    BSDL/BST       PCB符号     配置/编程    配置    编程           MAX II           MAX 3000A           MAX 7000           配置器件    编程工具     功耗    功耗管理       早期功耗估算器       认证的电源解决方案     I/O       I/O规格       特性       热插拔     PLL与时钟管理       概要       PLL基础       在软件中使用PLL       Jitter信息       时钟网络       术语     封装和板级设计       封装规格       热阻       布局/Socket       制造     质量与可靠性       MSL 计算器       认证    环境       PCN & Advisories    报告     失效分析       概要       失效分析能力

主页 > 支持 > 器件 > 编程 > MAX II 打印此页 发送此页 Programming MAX II Altera's MAX® II devices can be programmed in-system via the industry standard 4-pin IEEE Standard 1149.1 (JTAG) interface. In-system programmability (ISP) offers quick, efficient iterations during design development and also offers a low-cost production programming solution. MAX II Devices Programming Methods Altera's Programming Tools MAX II devices can be programmed with Altera® download cables such as USB-BlasterTM, ByteBlasterTM II, ByteBlasterMVTM, or the MasterBlasterTM with the Quartus® II software. Download Cable Driver Information Download Cables Datasheet & User Guides In-Circuit Tester MAX II devices can be programmed using in-circuit testers. Vendor Support Boundary-Scan Tools MAX II devices can be programmed using boundary-scan tools. Vendor Support Third-Party Programmers Third-party vendors offer conventional off board programming support for MAX II devices. Support for Third Party Programmers IEEE 1532 Programming MAX II devices support ISP using the IEEE 1532 standard. Support for the IEEE 1532 Standard JamTM STAPL MAX II device programming can be done with the Jam Standard Test and Programming Language (STAPL) programmer. Embedded Programming With Jam STAPL Vendor Support Related Documents Using Jam STAPL for ISP via an Embedded Processor (PDF) chapter of the MAX II Device Handbook In-System Programmability (PDF) section of the MAX II Device Handbook MAX II Device Family Errata Sheet (PDF) MAX II Pin-Outs Frequently Asked Questions What happens if power fails during ISP or real-time ISP programming of MAX II devices? Is it possible to use ISP to update or program a MAX II device design in the configuration flash memory without overwriting the contents of the user flash memory? Do I have to reprogram my MAX II device if I want to use a different VCCIO voltage level for a bank? How do I enable the real-time ISP feature in the Quartus II programmer or Jam/JBC players? Knowledge Database   Related Links JTAG Configuration & ISP Troubleshooter Programming Tools Support Center  Boundry-Scan Description Language (BSDL) Files 给本页评分

请填写反馈意见   注册索取最新邮件通知

主页 | 产品 | 支持 | 最终市场 | 技术中心 | 教育与活动 | 公司介绍 | 在线购买  mySupport | 器件 | 软件 | IP | 设计范例 | 参考设计  联系我们 | 站点帮助 | 网站导航 | 个人信息 | 法律申明  Copyright © 1995-2008 Altera International Limited, 香港九龙观塘观塘道388号创纪之城1期1座9楼11-18室 Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus和MegaCore是Altera公司的商标。